Table of Contents

1.0	PART ONE - THE BASIC MACHINE	1
1.1	Introduction	. 1
1.2	Bits	2
1.3	Effective Address Calculation	3
1.4	Effective Address Examples	.5
1.5	AOBJN Loops	- 6
1.6	Programming Environment	7
1.7	Assembler/Linker	10
1.7.1	Automatic Generation Of Links	10
1.7.2	GAP	10
1.7.3	Who Inserts Link Words	11
	Binding The Mode	11
1.7.4	Literals	12
1.7.5		12
1.7.6	Linker Optimization	13
1.7.7	Symbol Names	13
1.7.8	Indirect Words	14
1.8	Rules For Op-code Assignment	
1.8.1	Duplicate Op-codes	14
1.8.2	New Names	16
1.8.3	I/O Instructions	17
1.8.4	EOP	17
1.8.5	ACOP	17
1.8.6	Priveledged Instructions	18
1.9	Stack Pointers	19
1.9.1	Type 0	19
1.9.2	Type 1	19
1.10	New Instructions	20
1.10.1	MOVEIA - MOVE Immediate And Always Skip	20
1.10.2	PUSHI - PUSH Immediate	20
1.10.3	$T{R,L,D}{U,NU}$	21
1.10.4	$B\{L,R\}\{Z,O,N,C\}\{N,E,-,A\}$	23
1.10.5	SSTEP - Single STEP	25
1.10.6	EA - Effective Address	27
1.10.7	BUS{-,I,M,B} - Backward SUBtract.	28
1.10.8		29
1.10.9		30
1.10.10	UMAP - User MAP	31
1.10.11	XJSR - EXtended Jump To Subroutine	32
1.10.12		32
1.10.13		32
1.10.14		32
1.10.15		33
1.10.16		34
	.1 SAV - SAVe AC's	35
1 10 16	.2 RST - ReSTore AC's	36
	.3 PSAV - Popping SAVe	37
1 10 16	.4 SAVE - SAVE AC'S	38
1 10 16	.5 REST - RESTORE AC's	39
1 10 16	.6 PSAVE - Popping SAVE	40
1.11	Modifications To Existing Instructions	41
1.11.1		41
1.11.2		41

```
1.11.3
           BLT
                                                      43 c.l
  1.11.4
           POPJ
  1.11.5
           ADJSP
                                                      44
           Doubleword Integers
  1.11.6
                                             TRA
                                                     4.5
           JSR, JSP, PUSHJ, And POPJ
 1.11.7
                                                      45 8
 1.11.8
           JSA
                                                      45 ⊖
 1.11.9
           JRA
                                                     - 46
 1.11.10
           SETZ
                                                     46
           SETO
 1.11.11
                                                       47
 1.11.12
           XCT
           MAP
                                                       47
 1.11.13
                                                       47
 1.11.14
           JUMPA
                                                       47
 1.11.15
           JSR
                                                       47
  1.11.16
           SETCMM
                                                       47
 1.11.17
           SETCA
                                                       48
  1.11.18
           JFCL
           T{R,L,D,S}{N,Z,O,C}{-,A,N,E}
                                                       48
 1.11.19
                                                       49
           Byte Pointers
1.12
                                                       49
  1.12.1
           Format
                                                       51
           Byte Instructions
  1.12.2
 1.12.2.1 {ILDB, IDPB, IBP, LDB, DPB} {-,A,W,L}
                                                       52
                                                       54
  1.12.2.2 DPBI - DePosit Byte Immediate
 1.12.2.3 LDBX - LoaD Byte EXtended
                                                       54
                                                       55
 1.12.2.4 B{AOS, SOS}{-, L, E, LE, A, GE, N, G}
                                                      56
  1.12.3
           ADJBP
  1.12.3.1 DECBP - DECrement Byte Pointer
                                                       57
                                                       58
  1.12.3.2 U{LDB,DPB}
                                                       59
  1.12.3.3 PHY{LDB,DPB}
                                                       60
           Floating Point
1.13
                                                       60
  1.13.1
           Single
                                                       60
  1.13.2
           Double
                                                       60
  1.13.3
           Triple
                                                       61
           Obsolete
  1.13.4
                                                       61
  1.13.5
           Immediate
                                                       62
           Op-code Assignment
  1.13.6
                                                       63
  1.13.7
           Complex Numbers
           New Instructions
                                                       64
  1.13.8
  1.13.8.1 FMOVEI - Floating MOVE Immediate
                                                       64
                                                       65
  1.13.8.2 {T,Q,H}MOVE[M]
                                                       67
  1.13.8.3 {D,T,Q,H}SKP{-,L,E,LE,A,GE,N,G}
  1.13.8.4 {D,T,Q,H}SETZ[M]
                                                       68
                                                       69
  1.13.8.5 {-,D,T}[C]NEG
                                                       69
  1.13.8.5.1 NEG
                                                       69
  1.13.8.5.2 DNEG
                                                       69
  1.13.8.5.3 TNEG
                                                       69
  1.13.8.5.4 CNEG
                                                       70
  1.13.8.5.5 DCNEG
                                                       70 0
  1.13.8.5.6 TCNEG
                                                       71
  1.13.8.6 Conversions
                                                       72
1.14
           EXTEND
                                                       73
           SMOVE - String Move
  1.14.1
                                                       73
           BSMOVE - Backward String MOVE
  1.14.2
           CONCAT - Concatenate Two Strings
                                                       74
  1.14.3
           SRCH{E,N} - Search A String
                                                       75
  1.14.4
                                                       76
           SPAT{E,N} Search A String
  1.14.5
```

1.14.6 1.15 44 1.16 44 1.17 41 1.19 1 1.19 1 1.19 2	SCOMP{-,L,E,LE,A,GE,N,G} - String COMPare Conceal FLAGS TRAPS Trap Types JOBDAT Page Maps UPMP - User Page Map Page EPMP - Exec Page Map Page	77 78 79 82 82 83 84 84
2.0 2.1 2.2 2.2 2.3 2.4 2.5	PART II: THE VECTOR OPTION VMOVE - MOVE A Vector V{MUL,DIV,ADD,SUB}{2,3} V{F,DF,TF,C,DC,TC}{AD,SB,MP,DV}{2,3} V{ADD,MUL,{F,DF,TF,C,DC,TC}{AD,MP}} {-,D,T}POLY {-,F,DF,TF,C,DC,TC}MAT	86 87 91 91 95 96
3.0 3.1 3.2 3.3 3.4 3.5 3.6 3.7	PART III: STRING ARITHMETIC Unsigned Arithemetic S{ADD,SUB,MUL,DIV}{2,3} ASMOVE - Arithmetic String MOVE CNS - Convert Number System ASC{-,L,E,LE,A,GE,N,G} CTB - Convert To Binary CFB - Convert From Binary	100 101 102 107 108 109 110
4.0 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10 4.11 4.12 4.13 4.14 4.15 4.16 4.17 4.18 4.19 4.20	PART IV: THE STACK OPTION K{ADD, SUB, BUS, MUL, DIV, VID, MOD, DOM} K{F, DF, TF, C, DC, TC} {AD, SB, BS, MP, DV, VD} {D, T, Q, H} {PUSH, POP} FPUSHI - Floating PUSH Immediate P{ADD, SUB, MUL, DIV}[I] PF{AD, SB, MP, DV}[I] PADDM - Popping ADD To Memory PFADM - Popping Floating Add To Memory PUSHZ PLDB - Popping LoaD Byte PDPB - Popping DePosit Byte PMOVEM - Popping MOVE To Memory PUPJ K{-,D,T}SKP{-,L,E,LE,A,GE,N,G} K{Q,H}SKP{-,E,A,N} Stack Boolean K{-,D,T,C,DC,TC}NEG Stack Conversions SWAP KILL	111 112 113 114 115 116 117 118 118 119 120 121 122 123 124 125 126 127 128

5.0 5.1 5.2 5.3	APPENDIXS Effective Address Calculation 129 Statistics Alternatives
6.0 6.1 6.2	Index OPCODE list by number OPCODE list by name

ake na

1.0 PART ONE - THE BASIC MACHINE

1.1 Introduction

This is a proposal for a new machine.

The machine is quite similar to a PDP10. It is assumed that the reader is intimately familiar with the PDP10. This document shall only describe the differences. Anything which is not covered in this document can be assumed to function in the same manner as a PDP10.

Indeed, the machine is very similar to a PDP10. There are, however, some major differences. We do not expect that there will be a single program that will run on the new machine without at least some modification. PDP10 compatibility was not our primary goal. Instead, our goal was to produce the best machine possible. Compatibility is a good idea only when it does not sacrifice quality.

We do not anticipate that programs will run without modification. Some programs will require more modification than others. Many will require a complete rewrite. The operating system itself falls into this last category. Neither TOPS10 nor TOPS20 can be modified to run on the new machine. The new machine will run an operating system of a totally new design. It is not our purpose here to design the operating system, just the machine.

We will define the instruction set, but only that portion that applies to user mode. We have tried to avoid defining those things which are unique to exec mode. We have not defined the format of the I/O registers nor the page maps. We do, however, cover a few aspects of exec (e.g. op-codes 31-37). We have tried to keep these to a minimum.

The machine comes in four flavors: the basic machine and three options (the vector option, the stack option, and the arithmetic string option).

The following are registered trademarks of the Digital Equipment Corporation: PDP, DDT, VAX.

1.2 Bits

This is a 32 bit machine not 36. The bits are numbered from left to right as follows:

Note that the bits are divided into groups of three. This is an octal machine not Hex.

Note that the bits are numbered in octal not decimal. This will eliminate a long standing source of confusion. No longer will people be confused by the default radix of the POINT pseudo op (nor the B shifts). Why should the radix be any different than that used anywhere else?

A 32 bit word is easily divided into 4 bytes of 8 bits each. This is not, however, a byte oriented machine. It is a word oriented machine.

Although the word size is 32, the address size is 31. The machine supports a 31 bit virtual address. The address specifies a word number not a byte number.

1.3 Effective Address Calculation

Refereto the following diagrams:

Instruction format:

	3 : 2			•		
!0	2 1 4 1	1!1	1!1!1			3!
!0	Company of the Compan	0!1	4!5!6			7!
+ !	OPCODE	+ ! A	+-+ C !0!		Z 	+ ! +
!	9 bits	!4 bi	ts!!		18 bits	!
<u>!</u> 0		1!1	1!1!1!1	2!2		3!
!0		0!1	4!5!6!7	2!3		7!
!	OPCODE	! A	C !1!I!	x !	Y	!
!	9 bits	!4 bi	ts!!!4	bits!	13 bits	!

Indirect Word:

!0!0 !0!1		3! 7!
10!	 Z	
!!	31 bits	

.0.0.0	1!1 1!2		3! 7!
!!!!! X1 ! X2	-+ !	Y	
! ! !4 bits !4 bits	-+	22 bits	

Effective address calculation proceeds as follows:

- 1. If bit 15 (the Mode bit) is zero, then bits 16-37 give the effective address. This quantity is not sign extended, bits 0-15 of E are set to zero.
- 2. If bit 15 is one, then bits 16-37 are interpreted as I, X, and Y. The Y field is sign extended and added to the contents of the index register specified by X. The index register is taken as a full 32 bit quantity (the LH is not ignored). Note that registers 0 and 17 cannot be used as index registers. X=0 indicates that indexing is not to

take place. X=17 indicates that the PC should be used as an index register (this is known as "PC relative addressing").

Programmers of the VAX will potentially misconstrue the above statement. We do not mean to imply that the PC is addressable as register 17. Register 17 and the PC are two totally independent The programmer is free to use register quantities. 17 as a general purpose register. He may store any value that he wishes in register 17. He may not, however, use register 17 for the purposes of indexing. If the programmer puts a 17 in the X field, he will not get the value of register 17. He will, instead, get the value of the PC. In all other contexts register 17 will functions normally. Register 17 is much like register 0: It is a general purpose register but cannot be used for indexing.

Perhaps "PC relative addressing" is a poor choice of words. The addressing isn't always relative to the PC. It's sometimes relative to other quantities. X=17 merely indicates that relative addressing is to take place. The base of relativity is taken from context (but its usually the PC). During an XCT instruction, for example, X=17 indicates that the addressing is relative to the location of the instruction being executed and not relative to the location of the XCT itself.

Those of you who doubt the usefulness of position independent addressing should refer to section 1.6 (Programming Environment).

3. If bit 16 (The I bit) is one, then indirect addressing takes place. An indirect word is fetched from the word specified by X and Y. If bit 0 (the Mode bit) in the indirect word is zero, then bits 1-37 give the effective address. This field is not sign extended. 31 bits is the largest virtual address you can have.

If bit 0 of the indirect word is one, then bits 1-37 are interpreted as I, X1, X2, and Y. The Y field is sign extended.

Note that there are two index registers. This is convenient for accessing two dimensional arrays. Note, however, that a two dimensional array cannot be accessed in position independent code. One of the two index registers will be set to 17.

Note that X=17 indicates that addressing is relative to the location that the indirect word was fetched from and not relative to the PC.

In general, X=17 indicates that the MA register should be added to the effective address. The MA register contains the address of the last location fetched from memory. In most cases MA will contain a copy of the PC. It's possible, however, that the MA will contain: 1). The address of an instruction being XCT'ed 2). The address of an indirect word 3). The address of a byte pointer

Without using an indirect word, the effective address can specify any quantity from -2**12 up to +2**18-1. By using an indirect word, the effective address can specify any quantity from -2**21 up to +2**31-1.

Effective address calculation, as on the PDP10, ignores all overflows.

At this point the diligent reader may wish to turn to appendix 5.2. This section contains a statistical analysis of the effective address calculation. How often is the mode bit zero? How often is it one? How often is the I bit used? How often is X used?

The diligent reader may also wish to study appendix 5.1. This section documents the algorithm used by the microcode to compute the effective address.

1.4 Effective Address Examples

It is important to stress that the effective address is a full 32 bit quantity. Perhaps some examples will clarify:

- 1. The instruction MOVEI 1,-1 causes the assembler to generate the instruction 10043017777. This instruction sets all bits in AC 1.
- 2. The instruction ADDI 1,-47 generates the instruction 13443017731. It is equivalent to SUBI 1,+47.
- 3. The instruction CAIE 1,-2 is not equivalent to CAIE 1,777776. The former generates 14103017776. The latter generates 14102777776. The former skips if ACl is 37777777776. The latter skips if ACl is 00000777776.

- 4. The instruction TRO 1,-1 is not equivalent to TRO 1,177777 (see section 1.11.19). The latter sets the RH to ones. The former sets both halves to ones.
- 5. MOVEI T1, (T2) is not equivalent to MOVEI T1,@T2 . They differ if the sign bit of T2 is on.

1.5 AOBJN Loops

Note what happens when a memory reference is attempted and bit 0 of the effective address is one. The machine only supports 31 bit virtual addresses. Therefore bit 0 should always be zero. If, however, bit 0 is one, then the entire LH of the address is ignored. The result is a 16 bit address.

This feature will enable some of the older PDP10 programs to run without modification. Study the following example:

HRLZI T1,-TABLEN

SETZ T2,

LOOP: ADD T2, TAB(T1)

AOBJN T1,LOOP

This is, at best, a kludge. It does, however, allow the program to run provided that the program is loaded at an address below 2**16.

Note that the process of truncating the LH does not take place at the time of effective address calculation. Instead it takes place at the time the actual reference is made (i.e. at the time of virtual to physical address translation). Example: The instruction MOVEI T1,-1 sets T1 to 37777777777 (not 177777). The instruction MOVE T1,-1 sets T1 to the contents of location 177777 (not location 3777777777).

1.6 Programming Environment

One cannot understand the machine fully without knowing the programming environment under which the machine is intended to run. Key in this environment is the usage of multiple sharable segments.

Consider, for a moment, the total amount of memory used by SCAN and WILD. The majority of all TOPS10 utilities have copies of SCAN and WILD linked into them. The amount of space used is enormous.

Clearly, there would be a tremendous savings if a single copy of SCAN and WILD could be shared amongst the utilities. This requires, however, that a given process be allowed to attach to more than one sharable segment. For example, a user running DIRECT might attach to four different segments: SCAN, WILD, HELPER, and DIRECT itself. Meanwhile other programs might attach to FOROTS, LIBOL, DBMS, SORT, the scientific subroutine library, GLXLIB, and a host of user written subroutines.

The question quickly becomes one of virtual address space. At what address will SCAN exist? Where will WILD be?

Hypothetically lets assign an address of 500000 to SCAN. Lets put WILD at 512000, HELPER at 521000, SORT at 523000, etc.

Will there be enough virtual address space to fit all the possible subroutines that anyone would ever want to attach to? Clearly the answer is "No". Regardless of how large the address space, its only a matter of time before the user base exceeds it.

To solve the problem, then, we must take a radically different tact. The solution we have chosen is a simple one: For each of the users sharing a particular segment, the segment will exist at a different virtual address.

It isn't the user who picks the virtual address, it's the monitor. The user, for example, might tell the monitor merely that he wishes to attach to SCAN. The monitor would pick the next available address and report this to the user.

The ramifications of this approach are great. Firstmost, each of the segments must be written to be position independent. This has had a profound influence on the design of the instruction set.

Lets digress now for a moment and discuss what we mean by the word "segment". Our usage is quite different than the TOPS10 concept of a HISEG. Our concept is a superset of the HISEG concept. Each segment shall be divided into two regions:

- 1). The Code Region This region consists of zero or more pages. The region is reentrant: it's both write locked and shareable. As the name implys, the region is typically used to store code.
- 2). The Data Region This region consists of zero or more pages. The region is write enabled. It is not shareable. The data region is used to store local variables.

Note that the code region is analagous to the TOPS10 concept of a HISEG. The data region is analagous to the concept of a LOWSEG. The addressing, however, is quite different. TOPS10 seperates the HISEG and the LOWSEG by a wide gap in addresses. The HISEG is loaded at 400000 and the LOWSEG is loaded at 0. On the new machine, however, the code region is immediately adjacent to the data region.

Example: A segment like SCAN would take about 8 pages. These would be 8 consecutive pages. Two of the pages would be data pages. The other six pages would be code pages.

SCAN contains a call to HELPER. The HELPER segment, however, is position independent. The address that HELPER is loaded at will not be known in advance. The address cannot be hard coded into SCAN.EXE. We therefore reserve an extra word in SCAN's data region. The monitor will store the address of HELPER in this location as soon as the information is known. SCAN will use this location as an indirect word whenever it wishes to call HELPER.

Note that the indirect word must be in the data region and not the code region. The address stored at this location is potentically different for each user of SCAN and HELPER.

How does the monitor know where to store the address of HELPER? It finds this information in the EXE directory of the SCAN segment. It is one of two new things that we've added to the directory. We've added two lists: the INTERN list and the EXTERN list.

The INTERN list is a list of all the entry points to the segment. Each item in the list contains two pieces of information: 1). The symbolic name of the entry point, and 2). The offset within the segment of the entry point.

The EXTERN list is a list of all the external subroutines called by this segment. Each item in the list contains three pieces of information: 1). The symbolic name of the subroutine, 2). The offset within this segment where the address of the subroutine is to be stored, and 3). The filespec of the segment where the subroutine can be found.

To continue our example, we see that DIRECT has two items in its EXTERN list: SCAN and WILD. SCAN, in turn, has one item in its EXTERN list: HELPER. Both HELPER and WILD are "leaf nodes" (they don't call anything). The monitor will load all four segments when the user says "RUN DIRECT". The user of DIRECT need not be aware of which segments the program calls.

One might suspect that this process will make the RUN command quite slow. In actuallity, however, the difference will not be noticeable. The frequently used segments will all tend to stay in core. The monitor need not load them, it merely attaches to them (at least for the code region). The data region, however, might need to be loaded from the EXE file upon each invocation. But this can be avoided if the data region is "null" (i.e. it is known that the data region initially contains nothing but zeros). Even if non-null we can still attach to an existing copy of the data region. We merely mark the pages as "copy on write".

Disclaimer: Our usage of SCAN and WILD should be taken merely as an example. We do not mean to imply that the new system will support anything remotely similar to present day SCAN or WILD.

1.7 Assembler/Linker

Programming on this machine can be made significantly easier if we assume several changes in the assembler/linker.

1.7.1 Automatic Generation Of Links -

In position independent code, if the location referenced by the effective address of an instruction is not within plus or minus 2**12 of the PC then an indirect word must be used. The indirect word must be located within 2**12 of the PC but the location pointed to by the indirect word can be anywhere within 2**21.

These indirect words will not be coded manually. The assembler and/or linker will insert them automatically whenever it sees that the target isn't within 2**12. The programmer need not even be aware that this is taking place. He need not be aware of the distance to the target. The programmer, for example, might code "JRST FOO##". If need be, the assembler/linker will automatically convert this to "JRST @[FOO##]".

Terminology: We shall use the term "link word" to refer to an indirect word which was inserted automattically. This will distinguish it from an indirect word which was deliberately coded.

1.7.2 GAP -

FOO:

The assembler will have a new pseudo op: GAP. It will be used to indicate an unreachable position in the code. I.E. A position where the assembler is free to insert link words (if need be). Example:

SKIPE T1 ; IF THEN ELSE

JRST FOO

JRST BAR

GAP ; UNREACHABLE CODE, INSERT LINKS HERE

...

Note that it is not necessary to insert GAPs unless the module is bigger than 2**12. For small modules the link words can all be inserted at the end.

One way of thinking of it is that GAP merely subdivides a PSECT into several smaller PSECTS. Each of the resulting PSECTs is smaller that 2**12. Thus there's always room to

insert the link words at the end of the PSECT.

The assembler will support two types of PSECTS: code PSECTS and data PSECTS (see section 1.6 p8). Code PSECTS are those which are loaded into the code region of a segment. Data PSECTS are those which are loaded into the data region. The GAP pseudo op will be supported for both types of PSECTS.

1.7.3 Who Inserts Link Words -

Some of the link words can be inserted by the assembler. Others, however, must be done by the linker. With a global symbol, for example, it is not known until link time whether the symbol is within 2**12. It is not known whether a link word will be needed.

Despite the fact that the assembler is able to do some of the links, it is our recommendation that the assembler not attempt this. We recommend that link words be inserted only by the linker. This will consolidate the code in a single place.

1.7.4 Binding The Mode -

One unusual property of this machine is its ambiguity. For a given assembly language statement, the effective address can often be coded in several different ways. Which one should be generated?

To decide this, one must first answer two questions:

1). Where is the code to be loaded? and 2). Should position independent addressing be used?

We propose that these issues should not be resolved until link time. The assembler should not attempt to resolve them. In fact the assembler should not generate any code for bits 15-37 of any instruction (at least not in those cases where the effective address is relocatable). Instead the assembler will place two pieces of information into the REL file: The PSECT number being referenced, and the offset into the PSECT. Its ultimately the linker who chooses the addressing mode. Its the linker who generates the code for bits 15-37 of the instruction. The linker will have a variety of switches to control the decision making process.

1.7.5 Literals -

Consider the following example: There exists a module which is slightly larger than 2**12. In this module there is an integer literal which is referenced ten times. Nine of the references are within 2**12 of the literal pool. These nine references do not require link words. The tenth, however, might conceivably use a link word (which is inserted at a GAP). But that would be a silly way to code it. Instead of inserting a link word we should insert a second copy of the literal. The resulting code would take the same amount of space but would run much faster.

The plan requires, however, that it be the linker who resolves the literals. The assembler can no longer fulfill this function as the assembler doesn't know which references require link words.

The assembler must define, in the REL file, the value of each literal. Its up to the linker to decide where to place each of the literals. It doesn't necessarily place them all in a single pool. Moreover, many of the literals will be duplicated in several pools.

This plan has the added advantage that literals can be shared across modules.

1.7.6 Linker Optimization -

Note that the efficiency of a program can be influenced by the order that the modules are linked. A pair of modules with frequent references to each other should be loaded in the same 2**12 of address space. This will avoid needlesss link words.

In a large program it can be extremely difficult to decide which order to load the modules. We could theoretically write an optimizing linker which would make the decision for us. Our research shows, however, that such a linker isn't really necessary (see section 5.2). It seems that link words are fairly rare. We therefore suspect that the difference between an optimized linker and an unoptimized linker would not be substantial.

We recommend that the initial implementation not be optimized. At a later date, however, an optimizing linker would definitely make a good project.

The optimizing linker might use any of a wide variety of algorithms. The better ones are likely to be combinitorial (and therefore quite slow). We believe, however, that heuristics will be found that run quite fast and produce results which are close to optimal.

One proposed heuristic is to choose the order based on reference density. Load first the module which resolves the greatest number of outstanding references. But give preference to small modules. In other words, look not at the actual number of references but rather the density of references. Load first the module with the highest density.

1.7.7 Symbol Names -

The assembler/linker must support symbols longer than 6 characters. Some of the opcodes, in fact, are longer.

1.7.8 Indirect Words -

The pseudo op "Z" will generate an indirect word (see section 1.3). The syntax will be:

Z [@][addr][(X1[,X2])]

1.8 Rules For Op-code Assignment

1.8.1 Duplicate Op-codes -

One of the most reknown aspects of the PDP10 is its duplicate op-codes. For example code 670 (TDO) is identical to code 434 (OR). This is a remnant leftover from the PDP6. The PDP6 was a hardwired machine. By assigning duplicate op-codes, the designers were able to save alot of combinitorial logic. Besides, there were op-codes to spare.

Over the years, however, numerous op-codes have been added. There are few left now and we can no longer afford to waste a single one. Moreover, all the modern machines are microprogrammed. Dispatch is now handled by a RAM and the assignment of opcodes has no affect on the amount of logic used.

The new machine will have no duplicate op-codes. The assembler will map both TDO and OR to the same op-code (code 434). Code 670 will be recycled and used for a new instruction. The other duplicates will be handled in a similar manner.

The following is a table of duplicate op-codes. The instructions are grouped into equivalence classes. Note that the grouping is slightly different on the new machine than it was for the PDP10. (see also section 6.0: the opcode index).

op-code	Both	PDP10 only	New machine only
300	CAI TRN TLN TDN TSN JUMP CAM SETA SETAI SETMM		BLN BRN DSKP TSKP QSKP HSKP
201	MOVEI SETMI	HRRZI(1 MOVMI(2	
205		MOVSI(3 HRLZI(3	
304	CAIA TRNA TLNA TDNA TSNA		BLNA BRNA DSKPA TSKPA QSKPA

	CAMA	HSKPA
201(4)	SETZ SETZI	HLLZI(5) HLRZI(5) HLLEI(5) HLREI(5)
N/A(6)	SETO SETOI	
N/A(7)	SETCA SETCAI	
434	OR TDO	
660	TRO ORI	
202	MOVEM SETAM SETAB	
200	MOVE SETM SETMB	
203	MOVES SKIP HLLS HRRS	
430	XOR TDC	
640	TRC XORI	
630	TDZ ANDCM	
620	TRZ ANDCMI	

Footnotes:

- 1. On a PDP10, HRRZI is equivalent to MOVEI. This is not true on the new machine: a MOVEI instruction doesn't necessarily set the LH of AC to zero.
- 2. On the PDP10, MOVMI is equivalent to MOVEI. On the new machine, however, the sign bit of the effective address isn't necessarily zero and therefore the instructions are not equivalent.

- 3. On a PDP10, HRLZI is equivalent to MOVSI. This is not true on the new machine: a MOVSI instruction doesn't necessarily set the RH of AC to zero.
- 4. (see section 1.11.10).
- 5. On a PDP10, HLLZI, HLRZI, HLLEI, and HLREI are all equivalent to SETZ. On the new machine, however, none of these instructions is equivalent to any of the others.
- 6. Not applicable (see section 1.11.11).
- 7. Not applicable (see section 1.11.17).

1.8.2 New Names -

The AOBJN instruction will be known by a new name: AOBJL. There will be no change in functionality, only a change in name. For compatibility, the assembler will recognize both mneumonics, but AOBJL is the preferred name.

Likewise AOBJP will be known as AOBJGE.

The ANDCB group will be known as NOR.

The ORCB group will be known as NAND.

FLTR will be known as FLT.

1.8.3 I/O Instructions -

The PDP10 reserves op-codes 700-777 for the I/O instructions. These instructions will not exist on the new machine. Instead, the new machine will perform I/O in a fashion similar to the PDP11. Each of the registers in each of the I/O controllers will be directly addressable by referencing the correct location in physical memory. The operating system will be free to map these physical addresses to any virtual addresses it may desire. No doubt the operating system will choose a bank of virtual addresses in the lowest 2**18 of memory so that they can be referenced without a link word.

It is not our purpose here to define the formats of any of the I/O registers. It's likely, however, that they would be VAX compatible.

Note that the new machine doesn't have a "User I/O" bit. If the operating system wishes to allow a user to perform I/O operations it need merely map the I/O registers into the user's virtual address space.

Any memory reference instruction can be used to manipulate the I/O registers. Of particular interest, however, are the instructions $B\{L,R\}\{N,0,Z,C\}\{-,N,E,A\}$

1.8.4 EOP -

Op-code 400 is known as the "EOP" instruction. The effective address of this instruction is treated as an extension of the op-code. The effective address specifies which subfunction is to be performed. We can therefore support a large number of functions while only using a single op-code. Each of these functions has a single operand: an AC.

1.8.5 ACOP -

Op-codes 254-256 are known as "ACOP's". In these instructions the AC field is treated as an extension of the op-code. The AC field specifies which subfunction will be performed. We can therefore support a large number of functions while only using a small number of op-codes. Each of these functions has a single operand: E.

On the PDP10 there are numerous instructions for which the AC field is ignored (e.g. JUMPA, SETCMM, etc). The new machine will continue to support these instructions, but the AC field will no longer be ignored. These instructions will be implemented as ACOP functions. The programmer need not

be aware of this fact. The syntax of his source code will not change. JSR, for example, will merely be OPDEFed to "JRST 5,".

1.8.6 Priveledged Instructions -

On the PDP10 op-codes 31-37 are LUUO's. On the new machine, however, they are LUUO's only in user mode. In exec mode they are something quite different.

On the PDP10 there are several op-codes which are legal only in exec mode (e.g. PXCT, MAP, etc). On the new machine these instructions have been moved to 31-37.

Note that one of these instructions (op-code 31) is an ACOP type instruction (the AC field is an extension of the op-code).

1.9 Stack Pointers

The machine supports two types of stack pointers: (types 0 and 1)

1.9.1 Type 0 -

1010		3!
!0!1		7!
+-+		+
101	addr	!
+-+		+

It is anticipated that type 0 stack pointers will be the most popular.

Type zero is indicated by a zero in bit 0. Bits 1-37 contain the address of the current word on the stack. A PDL overflow can occur only if the address is incremented above 2**31-1. The stack must therefore be placed at the extreme top of the virtual address space.

If a second type 0 stack is desired, the program can protect against overflow by making inaccessable the pages at either end of the stack.

1.9.2 Type 1 -

!0!0 !0!1		1!2 7!0		3! 7!
!1! +-+	-N		addr	!

Type 1 is indicated by a 1 in bit 0. Bits 1-17 contain a count of the number of words that remain after the current word. This count is expressed as a negative number. Thus the entire left half (bits 0-17) contains the two's complement of the count. Bits 20-37 contain the address of the current word on the stack. This address must fall below 2**16. The stack may not be placed at a higher address.

Type 1 stack pointers are intended only for PDP10 compatibility.

1.10 New Instructions

The new machine supports a wide variety of instructions that did not exist on the PDP10. The following is a list of miscellaneous new instructions.

1.10.1 MOVEIA - MOVE Immediate And Always Skip (op-code 310) -

This instruction is just like MOVEI except that the instruction skips.

1.10.2 PUSHI - PUSH Immediate (op-code 314) -

The PUSHI instruction is similar to the PUSH instruction except that E itself is pushed instead of C(E).

1.10.3 $T\{R,L,D\}\{U,NU\}$ -

Test and skip if Unanimous.

The AC is compared against a mask. For each of the bits which is one in the mask, the corresponding bit in the AC must also be a one. The test must be unanimous. The selected bits in AC must all be ones.

For each of the bits which is zero in the mask, the corresponding bit in the AC is ignored.

Legend:

R - Right - The mask is E. L - Left - The mask is a copy of E with the LH and RH swapped. D - Direct - The mask is C(E).

U - Skip if Unanimous NU - Skip if Not Unanimous.

Note that

T?U T1, foo

Is equivalent to:

T?C Tl,foo T?CE Tl,foo

Note that

T?NU Tl,foo

Is equivalent to:

T?C T1, foo T?CN T1, foo

Note the difference between T?NN and T?U. T?NN will skip if any of the selected bits is one. T?U will only skip if all of the selected bits are one.

The instruction TRU Tl,-l is equivalent to CAIE Tl,-l. Both skip if Tl is all ones.

Mneumonic	Op-code
TRU	600
TRNU	604

TLU	601
TLNU	605
TDU	610
TDNU	614

1.10.4 $B\{L,R\}\{Z,O,N,C\}\{N,E,-,A\}$

Each of these instructions manipulates a single bit in the word addressed by E. Bits 11-14 of the instruction are not interpreted as an AC number. Instead they interpreted as a bit number.

Legend:

- L Test the bit in the LH (i.e. AC=0 means bit 0). R - Test the bit in the RH (i.e. AC=0 means bit 20).
- Z Zero the bit.
- O Set the bit to one.
- N Don't change the bit.
- C Complement the bit.
- N Skip if the bit was originally Non-zero. ${\tt E}$ Skip if the bit was originally zero.
- A Always skip. blank - Never skip.

Example: The instruction "BLO 3,FOO" will set bit 3 in location FOO. The instruction "BRNE 3, FOO" will skip if bit 23 in location FOO is zero. The instruction "BLCN 0, FOO" will complement the sign bit of location FOO and skip if the sign bit was originally on.

Note that on a 32 bit machine it takes 5 bits to express a bit number. The AC field, however, is only 4 bits To get around this problem, the class wide. instructions have all been assigned even op-codes. class "R" instructions have all been assigned odd op-codes. Thus bits 10-14 of the instruction give the actual bit number (all five bits). Thus the source statement "BLNN 23,T1" will cause the assembler to generate the code "BRNN 3,T1".

A major use of this instruction group is to manipulate bits in the I/O page.

Mneumonic	Op-code
BLN	300
BRN	300
BLNE	702
BRNE	703
BLNA	304
BRNA	304
BLNN	706
BRNN	707
BLZ	710
BRZ	711

BLZE	712
BRZE	713
BLZA	714
BRZA	715
BLZN	716
BRZN	717
BLC	720
BRC	721
BLCE	722
BRCE	723
BLCA	724
BRCA	725
BLCN	726
BRCN	727
BLO	730
BRO	731
BLOE	732
BROE	733
BLOA	734
BROA	735
BLON	736
BRON	737

1.10.5 SSTEP - Single STEP (op-code 256-1) -

This instruction is intended for the soul purpose of implementing \$X in DDT.

The C(E) is taken as the address of an instruction to be executed. Note the difference between XCT and SSTEP. In XCT, C(E) is the instruction itself. In SSTEP, C(E) is the address of the instruction.

SSTEP is unlike XCT in another important respect. In SSTEP, if the instruction being executed attempts to alter the PC, then the PC isn't actually changed. Instead, C(E) is updated. If a normal (non-skip) instruction is executed, then C(E) will be incremented once (as the PC normally is). A skip instruction will increment C(E) by two. A jump instruction (JRST, JUMP??, etc) stores the effective address of the JRST. A subroutine call (e.g. PUSHJ) places the address of the PUSHJ plus one on the stack and overwrites C(E) with the address of the subroutine.

Example:

BAR: SSTEP MYPC

MYPC: FOO

FOO: JSP T1,GOO

GOO: ...

Location MYPC is overwritten with the address of GOO, Tl is set to FOO+1, and the next instruction is taken from BAR+1.

The instruction is implemented by the microcode with little or no support from the hardware. The microcode stores E and the original PC in internal registers. It then moves C(E) into the PC and executes a normal instruction cycle. Upon instruction exit, the modified PC is stored at location E and the original PC is restored.

Note that the SSTEP instruction interprets C(E) as an indirect word (the sign bit is not ignored). Thus C(E) may be coded as a position independent pointer. Note, however, that the sign bit of C(E) is always set to zero when the modified PC is stored.

The modified PC is stored at the address specified by the original E. If C(E) is an indirect word that points to a second indirect word, it's the original E that determines where the modified PC is stored.

If one SSTEP attempts to execute a second SSTEP then the chain is aborted and C(E) is set to -1. An SSTEP may execute an XCT, and an XCT may execute a SSTEP.

Note that if the target instruction page faults, the page fault PC is that of the SSTEP instruction and not that of the target instruction.

1.10.6 EA - Effective Address (op-code 123) -

The effective address of the EA instruction specifies the address of a second instruction. Fetch the second instruction and compute its effective address. Place the result in AC.

If the EA instruction had existed on the PDP10, then

EA T1,FOO

:CASE ONE

would have been equivalent to:

MOVEI T1,@FOO

; CASE TWO

On the new machine, however, the two are not equivalent. Example: Consider the instruction:

FOO: MOVE T2,47

Case one (above) puts a 47 into Tl. However case two puts "MOVE T2,47" into Tl (note that the sign bit of location FOO is zero, the op-code is 200).

Think of it this way: The new machine has two types of effective addresses: The 19 bit format and the 32 bit format. The former variety appears as the low order 19 bits of every instruction (see section 1.3). The 32 bit format is used for indirect words. The purpose of the EA instruction is to specify an indirect word that uses the 19 bit format instead of the 32 bit format.

The EA instruction is used heavily by DDT.

1.10.7 BUS{-,I,M,B} - Backward SUBtract. -

The BUS instruction is similar to the SUB instruction except that the order of the operands is reversed. SUB computes AC-C(E), whereas BUS computes C(E)-AC.

Mneumonic	Op-code	What
DUC	140	AC=C(E)-AC
BUS	141	AC=E-AC
BUSI	141	C(E) = C(E) - AC
BUSM		
BUSB	143	AC=C(E)-AC

1.10.8 IVID{-,I,M,B} - Backward Integer DIVide. -

The IVID instruction is similar to the IDIV instruction except that the order of the operands is reversed. IDIV computes AC/C(E), whereas IVID computes C(E)/AC.

Mneumonic	Op-code	What
IVIDM IVIDM IVIDB	150 151 152 153	AC=C(E)/AC (no remainder) AC=E/AC C(E)=C(E)/AC C(E)=AC=C(E)/AC

1.10.9 IDV[I] -

The IDV instruction is similar to the IDIV instruction except that IDV does not return a remainder. AC+l is unchanged.

Mneumonic	Op-code
IDV	100
IDVI	101
IDVM	232

Note: The assembler will recognize the mneumonic "IDVM" and map it equal to "IDIVM". Neither returns a remainder.

1.10.10 UMAP - User MAP (op-code 032) -

This instruction is similar to MAP except that the user page map is used instead of the exec page map.

All indirect words and index registers specified by the effective address calculation are fetched from exec virtual space.

This instruction is privileged. It's legal only from exec mode. If executed from user mode, it's an LUUO.

1.10.11 XJSR - EXtended Jump To Subroutine (opcode 031-0) - C(E)=FLAGS C(E+1)=PC+1 PC=E+2

1.10.12 XRET - EXtended RETurn From Subroutine (opcode 031-1)
FLAGS=C(E)
PC=C(E+1)

1.10.14 XPCW - Exchange PCW (opcode 031-2)
C(E)=FLAGS
C(E+1)=PC+1
FLAGS=C(E+2)
PC=C(E+3)

1.10.15 BBLT - Backward BLT (opcode 256-4) -

The effective address gives the location of a three word argument block:

E+0/	FF
+1/	FT
+2/	LT

Words FF through FF+(LT-FT)-1 are moved to FT through LT respectively.

BBLT is just like BLT except that FF+(LT-FT)-1 is the first word transfered instead of FF. (see section 1.11.3).

1.10.16 EOP -

Op-code 400 is known as the "EOP" instruction. The effective address of this instruction is treated as an extension of the op-code. The effective address specifies which subfunction is to be performed. We can therefore support a large number of functions while only using a single op-code. Each of these functions has a single operand: an AC.

The effective address is decoded as follows:

!	I				! 3 3! ! 4 7!
!		01=PSAV	! NL	! FR	! LR !
!	00	00	group number	! function	n number !
!		10 11	res	served	!
!!!!	01=SAVE 10=REST 11=PSAVE	! ! !	bit mas	ζ	!

The vast majority of all EOP functions have zeros in bits 16-21. These functions are divided into groups. Bits 22-27 give the group number. Bits 30-37 denote the function number within that group.

1.10.16.1 SAV - SAVe AC's (on The Stack) -

The SAV instruction is one of the many functions of EOP. It is represented by an octal 0075 in bits 16-27 of the effective address. Bits 30-37 of the effective address are decoded as follows:

! 3		3!3		3	!
!0		3!4		7	!
+-		+			+
1	FR	!	LR		!
+-		+			+

The register denoted by FR is pushed onto the stack. Register FR+1 is then pushed. Then FR+2, ..., etc. The process stops when the register denoted by LR is pushed onto the stack.

Note that for the purposes of this instruction register 17 is said to be followed by register 0. Thus if FR=16 and LR=1, four registers will be pushed: 16, 17, 0, and 1 (in that order).

As with all stack instructions, the stack pointer is taken from the register denoted by bits ll-14 of the instruction (not bits ll-14 of the effective address).

Whether it be a MACRO or not, the assembler will recognize the syntax:

SAV P,FR,LR

1.10.16.2 RST - ReSTore AC's (from The Stack) -

The RST instruction is an EOP function. It is represented by an octal 0074 in bits 16-27 of the effective address. Bits 30-37 of the effective address are decoded as follows:

! 3		3!3		. 3!
! 0		3!4		7!
+-		+		+
1	FR	!	LR	• !
+-		+		+

The instruction is the inverse operation from SAV. The registers are popped back off the stack. Note that since LR was the last register pushed, it is now the first register popped.

The assembler will recognize the syntax:

RST P, FR, LR

1.10.16.3 PSAV - Popping SAVe -

The PSAV instruction is an EOP function. The effective address is decoded as follows:

! 1		2!	2	2!	3	3 !	. 3	-3!
!6		1!	2	7!	0	3 !	4	7!
+		 +		+		+		+
• -	_	-	NL	•		-		
		 +						+

Registers FR through LR are pushed onto the stack as they would be by the SAV instruction. The stack pointer is then adjusted by the quantity +NL (see ADJSP). The sign bit is then lit in the effective address register and this modified value is pushed onto the stack.

The assembler will recognize the syntax:

PSAV P,FR,LR[,NL]

Example: We are all familiar with the PDP10 subroutine SAVE4.

PUSHJ P, SAVE4

is equivalent to:

PSAV P,P1,P4

Note that the POPJ instruction will automatically undo the effects of the PSAV instruction (see section 1.11.4: POPJ).

Note that the purpose of the NL field is to allocate space on the stack for the storage of local variables.

1.10.16.4 SAVE - SAVE AC's (on The Stack) -

This instruction is an EOP. The effective address is decoded as follows:

!1 1!2 !6 7!0				- 3 7	!!
!0 1!	 Bit	mask	 	 	! +

Bits 20-37 are a bit mask which indicates what AC's are to be pushed onto the stack. Bit 20 in the mask corresponds to AC 0, Bit 37 to AC 17, etc.

Note: This instruction is significantly slower than the SAV instruction. Whenever possible SAV should be used instead of SAVE.

The assembler will recognize the syntax:

SAVE P,a,b,c,...

Note that AC 0 is the first to be pushed and AC $\,$ 17 is the last. Thus:

SAVE P,P1,P2,P3,P4

is equivalent to:

SAV P,P1,P4

1.10.16.5 REST - RESTore AC's (from The Stack) -

This instruction is an EOP. The effective address is decoded as follows:

!1	1!2		.3!
! 6	7!0		7!
+	+-		+
!1	0!	Bit mas	sk!
+	+-		+

This instruction is the inverse operation of SAVE. The registers are popped back off the stack.

1.10.16.6 PSAVE - Popping SAVE -

This instruction is an EOP. The effective address is decoded as follows:

	1!2 7!0				3! 7!
+ !1 +	1!	 Bit	mask	 	+ !

The registers specified by the bit mask are pushed onto the stack exactly as they would be by the SAVE instruction. The sign bit is then lit in the effective address register and this modified value is then pushed onto the stack.

Note that the POPJ instruction will automatically undo the effects of the PSAVE instruction (see section 1.11.4: POPJ).

1.11 Modifications To Existing Instructions

Most of the instructions on the new machine function exactly the same as the equivalent instruction on the PDP10. There are a few, however, that function slightly different. The following is a list of these differences.

1.11.1 SETOM -

On the PDP10, the AC field was ignored. Not so on the new machine. If the AC field is zero, the instruction behaves as it did on the PDP10. If the AC is non-zero, however, then AC gets a copy of C(E) as it was before being set to ones. The manipulation of C(E) is performed as an uninterruptable read pause write. This will be useful for the implementation of interlocks.

1.11.2 SETZM -

(See SETOM) Iff the AC is non-zero then AC gets a copy of the original C(E).

1.11.3 BLT -

BLT is totally different than it was on the PDP10. BLT is now function 3 of op-code 256. E gives the address of a three word argument block:

E+0/ FF ;FIRST FROM E+1/ FT ;FIRST TO E+2/ LT ;LAST TO

Locations FF through FF+(LT-FT)-l are copied to FT through LT. Note that location FF is the first moved.

Each of the three words in the argument block is interpreted as an indirect word. If relative addressing is specified then each is relative to a different address. FF is relative to E+0. LT is relative to E+2.

See also BBLT (section 1.10.15).

1.11.4 POPJ -

The instruction begins by POPing the top word off the stack. The microcode places it in an internal register called X.

FOO:

If the sign bit of X is zero, add the effective address of the POPJ instruction to X. Branch to the resulting address (i.e. copy the modified value of X to the PC).

If, however, the sign bit of X is one, decode the rest of the word as follows:

!0!0 !0!1		1!1!2 2 6!7!0 1		2! 7!	-	3!3 3!4		3! 7!
!!	Icanound	!0!	! N	г <u>ь</u> !	FR	!	LR	!
!!!	Ignored	!1!		Bit M	lask			!

Bit 17 tells us whether a PSAV or a PSAVE has been done (see section 1.10.16). In either case, the process is reversed. A PRST or PREST is simulated. We then pop the next word off the stack and place it in register X. Note that the effective address register is still unchanged. It still contains the effective address from the POPJ instruction. GOTO FOO.

Note: On the PDP10, E was ignored. On the new machine, however, it is used to implement skip returns. Example:

AOS (P) POPJ P,

Is roughly equivalent to:

POPJ P,1

Note that the later does not actually modify any location on the stack.

1.11.5 ADJSP -

The ADJSP instruction is the same as on the PDP10 except that E is taken as a 32 bit signed integer instead of an 18 bit signed integer.

1.11.6 Doubleword Integers -

The format for a double precision integer is different than that on the PDP10. On the PDP10, bit 0 of the second word is not a significant bit. It is a copy of bit 0 of the first word (the sign bit). On the new machine, however, bit 0 of the second word is a significant bit.

Instructions affected: DADD, DSUB, DMUL, DDIV, DMOVN,
DMOVNM, MUL{-,I,M,B}, DIV{-,I,M,B}.

1.11.7 JSR, JSP, PUSHJ, And POPJ -

These instructions no longer save the flags. The PC is taken as a full 32 bit quantity.

1.11.8 JSA -

C(E)=C(AC) C(E+1)=C(AC+1) C(AC)=PC+1 C(AC+1)=E PC=E+2

1.11.9 JRA -

PC=C(AC) C(AC)=C(C(AC+1)) C(AC+1)=C(C(AC+1)+1)

1.11.10 SETZ -

On the PDP10, the effective address of SETZ is ignored (but most programmers leave it zero). On the new machine, however, it is required that E be zero. The assembler, in fact, maps the mneumonic SETZ to the same op-code as MOVEI. "SETZ T1," is mapped to "MOVEI T1,0"

1.11.11 SETO -

The assembler maps the mneumonic SETO into "MOVEI -1".

1.11.12 XCT -

On the PDP10, an AC field of zero meant XCT. A non-zero AC meant PXCT. The new machine doesn't have a previous context execute. Use ULDB and UDPB instead. The XCT instruction is now function 0 of ACOP 256.

1.11.13 MAP -

This instruction has changed op-code from 257 to 033. It is still legal only from exec. If executed from user mode it used to be trapped as an MUUO. It's now an LUUO instead.

1.11.14 JUMPA -

On the PDP10, the AC field of JUMPA is ignored. Not so on the new machine. The mneumonic JUMPA now maps to the same op-code as JRST. The AC field of JRST is not ignored.

On the PDP10 JUMPA is used by DDT for inserting patchs. On the new machine DDT should use JRST instead.

1.11.15 JSR -

On the PDP10 the AC field was ignored. On the new machine JSR is "JRST 5,". Note that JSR saves a full word PC. It does not store flags.

1.11.16 SETCMM -

On the PDP10 the AC field was ignored. On the new machine SETCMM is function 5 of ACOP 256.

1.11.17 SETCA -

On the PDP10 the effective address was ignored. On the new machine the assembler maps the mneumonic "SETCA" to "XORI -1".

1.11.18 JFCL -

The JFCL instruction is not supported on the new machine. The user should, instead, perform a bit test of location .JBTRP (see section 1.17).

Note that the assembler will continue to recognize the mneumonic JFCL. It will be mapped, however, to the same op-code as CAI.

1.11.19 $T\{R,L,D,S\}\{N,Z,O,C\}\{-,A,N,E\}$ -

TR?? is almost like TD?? except that TD?? deals with C(E) whereas TR?? deals with E itself. Both deal in full 32 bit quantities. TR?? does not ignore the left half of E.

TL?? is almost like TS??. TS?? deals with a copy of C(E) that has had its halves swapped. TL?? deals with a copy of E that has had its halves swapped. Both deal in full 32 bit quantities. TL?? does not ignore the left half of E.

1.12 Byte Pointers

1.12.1 Format -

The hardware has provisions for eight different types of byte pointers. Bits 0-2 of the BP indicate the type. At present, only two types are defined (type 4 and type 5). An attempt to use any of the remaining types will cause trap 7 (illegal operand).

! 0 ! 0		0!0 2!3		0!1 7!0		1!1!1 4!5!6				·		3! 7!
! +	4	!	S	! +	P	!0!			Z			!
! 0		0!0 2!3		0!1 7!0		1!1!1!1 4!5!6!7		2!2				3! 7!
! +	4	!	S	+ ! +	P	!1!I! +-+-	X 	!		Y		!
!0		0!0 2!3		0!1 7!0		1!1 4!5					· .	3! 7!
!	5	+ !	S	!	P	!			С			!
!		+				INDIRE	CT W	ORD				!

1.12.1.1

In a type 4 byte pointer, bits 15-37 specify the effective address. The format of these bits is exactly the same as that of the basic instruction format. If relative addressing is used, the base address is that of the byte pointer, not the PC.

In a type 5 byte pointer, the second word specifies the effective address. The format of this word is exactly the same as that of an indirect word. Note that if relative addressing is used, the base address is that of the second word, not the first word.

1.12.1.2

As on the PDP10, the S field indicates the number of bits per byte. An S field of zero, however, indicates a 32 bit byte (a fullword).

1.12.1.3

The P field indicates the number of bits to the right of the target byte. This is exactly the same as the P field on the PDP10. Note, however, that unlike the PDP10, there is no way to specify the ficticous byte just to the left of a word (on the PDP10, programmers would set P to ^D36). You must instead specify the last byte of the previous word.

1.12.1.4

In a type 5 byte pointer, the C field indicates a count of the number of bytes remaining after the current byte. This field is used by the instructions {ILDB,IDPB,LDB,DPB,IBP}{W,L} (see section 1.12.2.1).

1.12.1.5

The assembler will recognize two pseudo ops: POINT and POINTR.

POINT will build a type 4 byte pointer. The format is identical to that on the PDP10: POINT S,E,N (where N=37-P).

POINTR will build a type 5 byte pointer. The format is: POINTR S,E,N[,C]. If the C field is omitted it defaults to 2**18-1 (which is the largest positive number that will fit in the C field).

1.12.1.6

Consider one of the subtle differences between a type 4 and type 5 byte pointer.

BP4: POINT 40,@.+1,37 Z E

BP5: POINTR 40,E,37

If an ILDB instruction is executed, the result(s) would be:

BP4: POINT 40,@.+2,37

BP5: POINTR 40,E+1,37,2**18-2

The resulting BP4 is probably not what the programmer intended.

1.12.2 Byte Instructions -

The new machine supports all of the PDP10's byte instructions. In addition, it supports a wide variety of new ones.

1.12.2.1 {ILDB, IDPB, IBP, LDB, DPB} {-,A,W,L} -

The last character of each mneumonic indicates under what circumstances the instruction will skip:

W - skip if Win.

Skip if the resulting C field is greater than or equal to zero (i.e. skip if the string is not yet exhausted).

L - skip if Loose

Skip if the resulting C field is less than zero (i.e. skip if the string is exhausted).

A - Always skip

blank - never skip

(same as the equivalent instruction on the PDP10).

The instructions {ILDB,IDPB}{W,L} begin by incrementing the byte pointer. In doing so, they decrement the C field. The instructions then take one of two possible actions depending on the sign bit of the resulting C field (bit 15). If the sign bit is 0, the target byte is loaded/stored. If the sign bit is 1, the target byte is not referenced (ILDB{W,L} does not alter the AC).

The instructions {ILDB,IDPB}{-,A} decrement the C field but ignore the result. The target byte is always loaded/stored.

The instructions $\{LDB,DPB\}\{W,L\}$ take one of two possible actions depending on the sign bit of the C field (they do not modify the C field). If the sign bit is 0, the target byte is loaded/stored. If the sign bit is 1, the target byte is not referenced $\{LDB\{W,L\}\}$ does not alter the AC).

Note: If the byte pointer is a type 4 byte pointer (no C field) then we assume an infinite supply of bytes. The "W" class instruction will always skip. The "L" class instruction will never skip.

Example: Consider the following well known PDP10 subroutine:

CI: SOSGE IBUF+.BFCTR

JRST CI2

ILDB T1, IBUF+.BFPTR

AOS POPJ (P) P,

CI2: . . .

This could be coded as:

ILDBL POPJ Tl, IBUF+.BFPTR P, l CI:

Mneumonic	Op-code			
ILDB ILDBA ILDBW	134 257 264	(same (new) (new)	as	PDP10)
ILDBL IDPB IDPBA IDPBW	324 136 330 417	(same (new) (new)	as	PDP10)
IDPBL IBP IBPA IBPW	435 133 256-10 256-11	(new)	as	PDP10)
IBPL LDB LDBA LDBW	256-12 135 543 611	(new) (same (new) (new)	as	PDP10)
LDBL DPB DPBW DPBL	615 137 650 670 740	(new) (same (new) (new) (new)	as	PDP10)

1.12.2.2 DPBI - DePosit Byte Immediate (op-code 251) -

This instruction is similar to DPB except that AC is deposited instead of C(AC). The AC field (bits l1-l4 of the instruction) is taken as a 4 bit number. This number is deposited as specified by the byte pointer. If S is greater than 4, the unused bits are zeroed. The 4 bit wide number is not sign extended.

Example: The instruction:

DPBI ^D8,[POINT 5,FOO,7]

Will set bits 3-7 of location FOO to eight (this could be particularly handy if FOO is a byte pointer).

1.12.2.3 LDBX - LoaD Byte EXtended (op-code 104) -

This instruction is similar to LDB except that the byte is sign extended.

Example: Given the byte pointer:

FOO: POINT 3,[47],37

The instruction "LDB T1,FOO" will set T1 to 7. The instruction "LDBX T1,FOO" will set T1 to -1.

1.12.2.4 B{AOS,SOS}{-,L,E,LE,A,GE,N,G} -

The AC field is treated as an extension to the op-code.
Thus all 16 functions share the same code (number 255).

E gives the address of a byte pointer. The byte is incremented or decremented. Example:

BAOS?? E

Is equivalent to:

LDBX T1,E
AOS T1
DPB T1,E
SKIP?? T1

Mneumonic A	AC Field
BAOS)
BAOSL	l '
	2
BAOSLE	3
	4
	5
	6
BAOSG	7
BSOS	10
BSOSL	11
BSOSE	12
BSOSLE	13
BSOSA	14
BSOSGE	15
BSOSN	16
BSOSG	17

1.12.3 ADJBP -

As on the PDP10, ADJBP is the same op-code as IBP (code 133). If the AC field is zero, the instruction is interpreted as IBP. IF the AC field is non-zero, the instruction is interpreted as ADJBP. The contents of that AC is taken as a signed byte count. The byte pointer is advanced forward or backward by that number of bytes. Unlike the PDP10, the AC is unchanged. The new machine modifies the byte pointer in the location specified by E (including the C field). To determine if the C field has expired use the instruction "BL? 15,E".

Note that ADJBP preserves byte alignment but IBP does not.

1.12.3.1 DECBP - DECrement Byte Pointer (op-code 256-6) - DECBP is the inverse of IBP.

DECBP does not preserve byte alignment. If you wish to preserve byte alignment use ADJBP instead.

1.12.3.2 U{LDB,DPB} -

ULDB - User LDB (op-code 036) UDPB - User DPB (op-code 037)

The new machine does not have a PXCT instruction. PXCT has been replaced by ULDB and UDPB. These instructions are just like LDB and DPB except that the data is taken from user space instead of exec space. Note that the byte pointer itself is in exec space. The effective address calculation specified by the byte pointer is carried out entirely in exec space. The only thing that comes from user space is the actual data.

Note that if the target address is in the range 0 to 17 then the user AC set is used. Thus the effective address calculation uses the exec AC set but the target data comes from the user AC set. Note that by loading the FLAGS register the monitor can select which AC set to use as the exec set and which to use as the user set.

This facility is not as extensive as PXCT, but it is perfectly satisfactory for 99% of the cases. If the monitor wants to do something more extensive (like BLT) it can always map the user's page in the exec map.

Consider the case where the argument block to a UUO has a pointer to a second argument block. The user would like this pointer to be in position independent format. PXCT would be useful to compute the ultimate effective address. Without PXCT, however, we suggest the monitor contain a subroutine to simulate effective address calculation. The subroutine will execute quickly as most effective address calculations are simple ones.

These instructions are legal only from exec mode. If executed from user mode they are LUUOs.

Note that it is indeed possible for these instructions to get a proprietary violation (see section 1.15). The instruction will trap if the reference is not legal for the segment which issued the current UUO.

1.12.3.3 PHY{LDB,DPB} -

PHYLDB - PHYsical LDB (op-code 034) PHYDPB - PHYsical DPB (op-code 035)

These instructions are similar to LDB and DPB except that the data is taken from physical address space instead of virtual address space. Note that the byte pointer itself is in virtual address space. The effective address calculation specified by the byte pointer is carried out entirely in the virtual address space. The only thing that comes from physical space is the actual data byte.

Note that if the target address is in the range 0 to 17 then physical locations 0-17 are referenced (not the exec AC set).

These instructions are priveledged. They can be executed only from exec mode. If executed from user mode they are LUUOs.

1.13 Floating Point

The machine supports three types of floating point numbers: Single, Double, and triple.

1.13.1 Single -

The format of a single precision floating point number is exactly the same as that on the PDP10 except that there are four less bits of precision. Therefore:

Bits ____

Sign bit

(8 bits) Exponent (excess 200)

11-37 (23 bits) Fraction

Negative numbers are expressed as the two's complement of the entire word.

1.13.2 Double -

The double precision format is exactly like the single precision format except that it has an extra 32 bits of precision (one word). Unlike the PDP10, bit zero of the second word is not ignored. It is a meaningful data bit just like any other.

Bits

Sign bit

1-10 (8 bits) Exponent

11-77 (55 bits) Fraction

1.13.3 Triple -

The triple precision format has 25 additional bits of precision and 7 additional bits of exponent:

Bits

Sign bit

1-17 (15 bits) Exponent

20-137 (80 bits) Fraction

1.13.4 Obsolete -

The machine does not support unrounded single precision floating point. The op-codes for $F\{AD,SB,MP,DV\}\{-,M,B\}$ are obsolete and have been recycled. The assembler, however, still recognizes these mneumonics and maps them into the equivalent rounded instruction $(F\{AD,SB,MP,DV\}R\{-,M,B\}$ respectively).

The old style KA10 double precision floating point format is no longer supported. The instructions DFN, UFA, FADL, FSBL, FMPL, and DFVL (op-codes 131, 130, 141, 151, 161, and 171 respectively) are obsolete. The op-codes have been recycled.

1.13.5 Immediate -

The instructions $F\{AD,SB,MP,DV\}[R]I$ function slightly different than they did on the PDP10. On the PDP10, the halves of E were swapped before use. On the new machine, E is shifted left ^Dl4 bits before use. This will allow for the greatest utilization of the 18 significant bits of E (1 sign bit, 8 bits of exponent, and 9 bits of fraction).

1.13.6 Op-code Assignment -

There are 16 arithmetic instructions for single precision numbers: F{AD,SB,MP,DV}{-,I,M,B}; 4 instructions for double precision: DF{AD,SB,MP,DV}; and 4 instructions for triple precision: TF{AD,SB,MP,DV}.

Opcode	Mneumonio
144	FAD
145	FADI
146	FADM
147	FADB
154	FSB
155	FSBI
156	FSBM
157	FSBB
164	FMP
165	FMPI
166	FMPM
167	FMPB
174	FDV
175	FDVI
176	FDVM
177	FDVB
110	DFAD
111	DFSB
112	DFMP
113	DFDV
102	TFAD
103	TFSB
106	TFMP
107	TFDV
10/	TIDV

1.13.7 Complex Numbers -

All three types of floating point are supported for complex numbers. Complex integers are not supported. In core, complex numbers are represented by an ordered pair in which the real part is stored first and the imaginary part is stored second. In single precision format the real part is in word 0, and the imaginary part is in word 1. In double precision format the real part is in words 0-1, and the imaginary part is in words 2-3. In triple precision format the real part is in words 0-2, and the imaginary part is in words 3-5.

Once you've learned the mneumonics for the floating point instructions the complex instructions are easy: merely replace the "F" with a "C". Thus the mneumonics for complex arithmetic are: {-,D,T}C{AD,SB,MP,DV}.

```
(E+FI) = (A+BI) \text{ op } (C+DI)
```

OP ---

AD - Add: E=A+C F=B+D

SB - Subtract: E=A-C F=B-D

MP - Multiply: E=AC-BD F=BC+AD

DV - Divide: E = (AC+BD)/(CC+DD) F = (BC-AD)/(CC+DD)

OPCODE	MNEUMONIO
746	CAD
747	CSB
750	CMP
751	CDV
752	DCAD
753	DCSB
754	DCMP
755	DCDV
756	TCAD
757	TCSB
760	TCMP
761	TCDV

1.13.8 New Instructions (Floating And Complex) -

The following is a list of instructions which are used in connection with floating point:

1.13.8.1 FMOVEI - Floating MOVE Immediate (op-code 401) -

E is shifted 14 bits to the left and the result is placed in the AC.

```
1.13.8.2 {T,Q,H}MOVE[M] -
TMOVE - Triple MOVE (op-code 130)
        C(AC)=C(E)
        C(AC+1)=C(E+1)
        C(AC+2)=C(E+2)
TMOVEM - Triple MOVE to Memory (op-code 131)
        C(E)=C(AC)
        C(E+1)=C(AC+1)
        C(E+2)=C(AC+2)
QMOVE - Quad MOVE (op-code 742)
        C(AC)=C(E)
        C(AC+1)=C(E+1)
        C(AC+2)=C(E+2)
        C(AC+3)=C(E+3)
OMOVEM - Quad MOVE to Memory (op-code 743)
        C(E)=C(AC)
        C(E+1)=C(AC+1)
        C(E+2)=C(AC+2)
        C(E+3)=C(AC+3)
HMOVE - Hex MOVE (op-code 744)
        C(AC)=C(E)
        C(AC+1)=C(E+1)
        C(AC+2)=C(E+2)
        C(AC+3)=C(E+3)
        C(AC+4)=C(E+4)
        C(AC+5)=C(E+5)
HMOVEM - Hex MOVE to Memory (op-code 745)
        C(E)=C(AC)
        C(E+1)=C(AC+1)
        C(E+2)=C(AC+2)
        C(E+3)=C(AC+3)
        C(E+4)=C(AC+4)
        C(E+5)=C(AC+5)
```

Note that MOVE[M] is used for single precision floating point numbers. DMOVE[M] is used for double precision floating point numbers or single precision complex numbers. TMOVE[M] is used for triple precision floating point numbers. QMOVE[M] is used for double precision complex numbers. HMOVE[M] is used for triple precision complex numbers.

1.13.8.3 {D,T}SKP{-,L,E,LE,A,GE,N,G} {Q,H}SKP{-,E,A,N} -

These instructions are similar to SKIP{-,L,E,LE,A,GE,N,G}. Instead of testing a single word in memory, they test a Doubleword, Tripleword, Quadword, or Hexword (respectively). Unlike SKIP, the data is not copied into the AC. The AC field is decoded as part of the op-code.

Note that for Quadwords and Hexwords it is not possible to test for $\{L, LE, GE, G\}$. These concepts are not meaningful in the context of complex numbers.

Mneumonic	Opcode			
	200	/ mama		CAT
DSKP	300	(same		
DSKPL	331	(same	as	SKIPL)
DSKPE	254-2			
DSKPLE	254-3			
DSKPA	304	(same		
DSKPGE	335	(same	as	SKIPGE)
DSKPN	254-6			
DSKPG	254-7			
TSKP	300	(same	as	CAI)
TSKPL	331	(same	as	SKIPL)
TSKPE	254-12			
TSKPLE	254-13			
TSKPA	304	(same	as	CAIA)
TSKPGE	335	(same	as	SKIPGE)
TSKPN	254-16			
TSKPG	254-17			
QSKP	300	(same	as	CAI)
QSKPE	254-10			
QSKPA	304	(same	as	CAIA)
QSKPN	254-11	• • •		
HSKP	300	(same	as	CAI)
HSKPE	254-14	(,
HSKPA	304	(same	as	CAIA)
HSKPN	254-15	, same	4.5	<u></u>
IIDICEIA	~J T 1J			

1.13.8.4 {D,T,Q,H}SETZ[M] -

Zero the Doubleword, Tripleword, Quadword, or Hexword.

Mneumonic	Opcode
	·
DSETZM	256-13
TSETZM	256-14
QSETZM	256-15
HSETZM	256-16
DSETZ	EOP-1
TSETZ	EOP-2
QSETZ	EOP-3
HSETZ	EOP-4

Note that it is better to code "{D,T,Q,H}SETZ AC," than "{D,T,Q,H}SETZM AC". The SETZ instruction is potentially faster than the corresponding SETZM (it has the potential to zero all the affected AC's simultaneously). Moreover, the prefetch of the next instruction can start sooner with SETZ than with SETZM.

Note that the SETZ group uses modulus 16 arithmetic but the SETZM group does not. Thus "TSETZ 17," will zero registers 17,0, and 1. But "TSETZM 17" will zero register 17 and core locations 20 and 21. 1.13.8.5 {-,D,T}[C]NEG -

1.13.8.5.1 NEG (EOP-7) -

NEGate the AC (take the two's complement).

NEG T1,

is equivalent to:

MOVN T1,T1

Note that the NEG instruction is faster than its equivalent (it allows the prefetch of the next instruction to start sooner).

1.13.8.5.2 DNEG (EOP-10) -

NEGate (take the two's complement) of the doubleword AC,AC+1.

DNEG T1,

is equivalent to:

DMOVN T1,T1

Note that the DNEG instruction is faster than the equivalent DMOVN.

1.13.8.5.3 TNEG (EOP-11) -

NEGate (take the two's complement) of the tripleword AC, AC+1, AC+2.

1.13.8.5.4 CNEG (EOP-12) -

NEGate the complex number in AC and AC+1.

CNEG T1,

is equivalent to:

NEG T1, NEG T1+1, 1.13.8.5.5 DCNEG (EOP-13) -

NEGate the pair of doublewords begining at AC.

DCNEG T1,

is equivalent to:

DNEG T1, DNEG T1+2,

1.13.8.5.6 TCNEG (EOP-14) -

NEGate the pair of triplewords begining at AC.

TCNEG T1,

is equivalent to:

TNEG T1, TNEG T1+3,

1.13.8.6 Conversions -

The EOP instruction supports twenty different functions for the purpose of converting between various number systems. The function codes are listed in the following table:

								ТО		· ·			
			!	Ι.	!	DI	!	F	!	DF	!	TF	!
FROM	!	I DI	!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	X 24 30 34 40	!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	20 X 31 35 41	!!!!!!!!!	21 25 X 36 42	!!!!!!!!!	22 26 32 X 43	!!!!!!!!!	23 27 33 37 X	!

I - Integer

DI - Double Integer

F - Floating (single precision)

DF - Double Floating
TF - Triple Floating

Example: The instruction CDIDF converts a number from doubleword integer format into double precision floating point format. This instruction is function 26 of EOP.

Func	Name	Notes
20 21 22	CIDI CIF CIDF	C(AC+1)=C(AC) C(AC)=0 same as FLTR
23	CITF	
24 25	CDII CDIF	C(AC)=C(AC+1) *
26	CDIF	
27	CDITF	
30	CFI	same as FIX *
31	CFDI	*
32	CFDF	same as SETZ AC+1,
33	CFTF	
34	CDFI	*
35	CDFDI	*
36	CDFF	(rounded)
37	CDFTF	
40	CTFI	*
41	CTFDI	*
42	CTFF	(rounded)
43	CTFDF	(rounded)

* = Sets one of the overflow bits and/or traps if the conversion is not possible.

1.14 EXTEND (opcode 256-7)

The EXTEND instruction is completely different from that on the PDP10.

The format of the extend instruction is as follows:

EXTEND [BYTE (^D9)OPCODE(4)AC(^D19)E2 additional arguments ...]

The effective address of the EXTEND instruction specifies the location of an argument block. The argument block is two or more words long. The exact length depends on which function is specified.

The format of words E+1 through E+n varies from function to function. The format of word E+0, however, remains constant. The format of E+0 is identical to the basic instruction format (see section 1.3). The first nine bits specify a function code. The next 4 bits specify an AC. The last nineteen bits specify an effective address.

Note that the EXTEND instruction has two effective addresses. To avoid confusion we refer to them by seperate names: "E" and "E2". We use the name "E" to denote the original effective address (the location of the argument block). "E2" refers to the effective address specified by bits 15-37 of E+0.

Note that the term "AC" is not deemed to be confusing. There's only one AC not two. Bits 11-14 of the original instruction are not interpreted as an AC. They are, instead, part of the op-code. The term "AC" shall be used only to refer to bits 11-14 of E+0.

Most of the arguments (E+1, E+2, E+3, ...) are interpreted as indirect words (see section 1.3). Thus any value between -2**21 and +2**31-1 can be specified. By using 17 as an index register, position independent addressing can be acheived. Moreover, by setting the indirect bit, one need not specify the actual value. One can instead specify the address where the argument is to be found.

1.14.1 SMOVE - String Move (EXTEND 1) -

```
E+0/ BYTE (^D9)1(4)0(^D19)PAD
```

+1/ addr of BP A

+2/ addr of BP B

Sting B is copied to string A.

Both byte pointers must be type 5. Any other type code will result in an "illegal operand" trap. Note that the argument block contains the address of the byte pointer and not the byte pointer itself.

If string B is shorter than string A, it is padded by inserting extra bytes at the end of the string. E2 specifies the value of the pad byte.

If string B is longer than string A, it is truncated by dropping bytes from the end of the string.

The following piece of pseudo code documents the algorithm used by the microcode:

; PERFORMED BY EXTEND'S DISPATCH E2,0(E) ;EA MOVEI T1.@1(E) MOVE A1,0(T1)MOVEI A2,@1(T1) T1,@2(E) MOVEI B1,0(T1) MOVE MOVEI B2,@1(T1) SMOVE1: ILDBW Tl,Bl T1,E2 MOVE Tl,Al IDPBL JRST SMOVEl

1.14.2 BSMOVE - Backward String MOVE (EXTEND 2) -

BSMOVE is just like SMOVE except that the bytes are moved in reverse order. The difference in order will only matter if the two strings overlap.

BSMOVE is to SMOVE as BBLT is to BLT.

1.14.3 CONCAT - Concatenate Two Strings (EXTEND 3) -

This instruction is almost the same as SMOVE except that it does not insert PAD characters if the target string is shorter than the source.

- E+0/ BYTE (^D9)3(^D23)0
- +1/ addr of BP A
- +2/ addr of BP B

Both byte pointers must be type 5.

Note that E+1 is the addr of byte pointer A and not the byte pointer itself. At the conclusion of the instruction byte pointer A is incremented by the number of bytes in string B. Byte pointer B is unchanged.

- 1.14.4 SRCH{E,N} Search A String -
- E+0/ BYTE (D9)OPCODE(4)AC(D19)CHAR
 - +1/ addr of BP

SRCHE - (EXTEND 4) Search the string specified by BP for the character specified by CHAR. Stop the search upon finding the first byte equal to CHAR. If AC is non-zero, store in AC the byte number where the target character was found (zero if the character was not found). The instruction skips iff the target character was found. Note that BP should initially point to the ficticious byte just before the first byte to be tested (i.e. the C field of the BP contains the number of bytes to be tested).

SRCHN - (EXTEND 5) Search the string for the first byte which is not equal to CHAR. If AC is non-zero, store in AC the byte number of the first byte not equal to CHAR (zero if the entire string was equal to CHAR). The instruction skips iff there is at least one byte not equal to CHAR.

Note that BP must be a type 5 byte pointer.

Note that its perfectly legal to use 32 bit bytes (full words).

```
1.14.5 SPAT{E,N} Search A String (with Pattern Matching) -
```

```
E+0/ BYTE (^D9)OPCODE(4)AC(^D19)<ADDR OF BIT MASK>
+1/ addr of BP
+2/ MIN
+3/ MAX
```

These instructions are quite similar to SRCH{E,N}. Instead of searching for a single character, however, we search for any of a group of characters. This group is specified by a bit mask. The first bit in the mask corresponds to the character whoose value is MIN. The last bit in the mask corresponds to the character whoose value is MAX. The length of the mask (in bits) is MAX-MIN+1.

SPATE is function 6 of EXTEND. SPATN is function 7.

Example: Pseudo code for SPATE

```
E2,0(E)
SPATE:
        EA
                 T1,@1(E)
        MOVEI
                 A1,0(T1)
        MOVE
                 A2,@1(T1)
        MOVEI
        MOVEI
                 MN, @2(E)
                 MX, @3(E)
        MOVEI
                 K,l
        MOVEI
SPATE1: ILDBW
                 Tl,Al
                 SPATE2
        JRST
        CAML
                 Tl,MN
                 Tl, MX
        CAMLE
        JRST
                 SPATE3
        SUB
                 Tl,MN
                 T1, -5
        LSHC
                 T2,-^D27
        LSH
        MOVNS
                 T2
                 T3,100000
                                   ;SET SIGN BIT
        MOVSI
        LSH
                 T3, (T2)
        ADD
                 T1,E2
        TDNE
                 T3,(T1)
        JRST.
                 SPATE4
                 K, SPATE1
SPATE3: AOJA
SPATE2: SETZ
                 T1,[POINT 4,0(E),14];AC
SPATE4: LDB
        SKIPE
                 T1
        MOVEM
                 K,(T1)
        SKIPN
                 K
                                   ; NON-SKIP
                                   :SKIP
```

1.14.6 SCOMP{-,L,E,LE,A,GE,N,G} - String COMPare -

```
E+0/ BYTE (^{\text{D9}})OPCODE(^{\text{A}})AC(^{\text{D19}})PAD
```

- +1/ addr of BP A
- +2/ addr of BP B

Compare string A with string B. Stop upon finding the first pair of bytes that are unequal. If AC is non-zero, store in AC the byte number of the first pair of bytes that are unequal. Skip the next instruction depending on which string is greater.

Both byte pointers must be type 5. Any other type code will result in an "illegal operand" trap.

Note that SCOMP and SCOMPA are not no-ops. AC returns the byte number of the first byte which is unequal.

Using the AC returned by SCOMP, an ADJBP will point to the first byte that differs.

Name	EXTEND	Skip
SCOMP	10	never
SCOMPL	11	A <b< td=""></b<>
SCOMPE	12	A=B
SCOMPLE	13	A<=B
SCOMPA	14	always
SCOMPGE	15	A>=B
SCOMPN	16	A<>B
SCOMPG	17	A>B

1.15 Conceal

The PDP10 had a flag bit called "PUBLIC". On the new machine this flag has been extended into a three bit field. The field is called "CONCEAL". A value of zero in the field is roughly equivalent to the PUBLIC bit being lit. A non-zero value means that the program is concealed. Note that there are seven different flavors of concealment.

This allows the program to attach to seven different segments, each of which contains proprietary code. Each segment is protected from unauthorized access by the user. Each segment is protected from each of the others.

- If the program is running in PUBLIC mode (i.e. CONCEAL=0) then it can only reference those pages which are PUBLIC.
- If, however, the program is running with CONCEAL=X then it can reference both PUBLIC pages and those pages with CONCEAL=X.

The one exception to these rules is the PORTAL instruction. Any program can reference any word in any page (regardless of the value of CONCEAL) but only if the reference is a fetch for execution and only if the word contains a PORTAL instruction. The PORTAL instruction is used to declare the legal entry points to a concealed segment.

Although the CONCEAL field is only 3 bits wide, this does not mean that the program can only attach to seven different segments. He can attach to much more than this. But only seven of the segments can be concealed. As concealed segments are rather rare, this should not be restrictive.

Note that the conceal field is only meaningful in user mode. All references are considered legal if the machine is in exec mode.

Note that ULDB and UDPB are considered to be user mode references and it is indeed possible for these instructions to get a proprietary violation. This feature can be disabled by lighting the "CONCEAL Disable Bit" in the FLAGS register (see section 1.16).

1.16 FLAGS

On the PDP10, the "PC" was divided into 2 halves. The RH contained the program counter and the LH contained flags. On the new machine each half has been expanded into a full 32 bit register.

Note that the FLAGS register is accessable only from exec. A user mode program can neither read nor write the FLAGS register.

Note that the FLAGS register does not contain any overflow bits. These have been moved elsewhere (see section 1.17).

Format of the FLAGS register:

Bit(s) What

0 User Mode (sign bit)

1-2 spare

3 User Mode Address Break Inhibit

If on, prevents user references from causing address breaks.

The bit is not intended as an equivalent of bit 8 in the KL10 PC. It is, instead, an equivalent for bit 4 in the KI10 "DATAO PAG,". The bit is not a one shot. When lit the bit stays lit forever. To simulate a one shot use the SSTEP instruction.

The bit has no affect on exec mode references nor physical references.

4 Load Exec AC Set

When the FLAGS register is written, this bit determines whether bits 5-7 are loaded. A one in bit 4 causes bits 5-7 to be loaded as the new exec AC set. A zero in bit 4 causes bits 5-7 to be ignored (the exec AC set is not changed).

When the FLAGS register is read, bit 4 is always on.

5-7 Exec AC Set

10 Load User AC Set

Similar to bit 4 but controls bits 11-13 instead of bits 5-7.

- 11-13 User AC Set
- 14-17 spare
- 20 Disable CONCEAL

If this bit is on, the CONCEAL field is ignored. All references are considered legal.

The bit is intended so that CONCEAL may be temporarily disabled during a routine that does lots of ULDB's and UDPB's. Most routines that do these instructions, however, do not wish to ignore CONCEAL. It is desired for the instruction to trap if the reference is not legal for the segment that issued the current UUO.

21 Load CONCEAL

Similar to bit 4 but controls bits 22-24 instead of bits 5-7.

- 22-24 CONCEAL
- 25 spare
- 26-27 Load PI Enables

These bits control the usage of bits 30-37. When the FLAGS register is written, bits 26-27 are interpreted as follows:

- 00 No change to PI enables. Ignore bits 30-37.
- 01 Turn on those enables selected by bits 30-37.
- 10 Turn off those enables selected by bits 30-37.
- 11 Load the PI enables from bits 30-37.

When the FLAGS register is read, bits 26 and 27 are always on.

- 30 PI System
- 31 PIA 1
- 32 PIA 2
- 33 PIA 3
- 34 PIA 4

35	PIA	5
36	PIA	6
37	PIA	7

1.17 TRAPS

The microcode maintains an internal register called TRAPS. This register is a bit mask which indicates the types of failures that have occurred during this instruction (integer overflow, floating overflow, no divide, etc). Normally this register will be zero. If, however, the register is non-zero at the conclusion of the instruction, the microcode will take special actions. The following code is executed at the conclusion of every instruction:

			NO MONDO COMO NEVE INCEDITORIONI
	JUMPE	TRAPS, NEXT	; NO TRAPS GOTO NEXT INSTRUCTION
GOO:	IORB	TRAPS,.JBTRP	;SET BITS IN USER CORE
	AND	TRAPS,.JBNBL	; ENABLED FOR THIS TRAP?
	JUMPE	TRAPS, NEXT	; NO
	TDNE	TRAPS,.JBMOD	;YES, WHO FIELDS THE TRAP?
	JRST	FOO	; MONITOR
•	MOVEM	PC,.JBTOP	;USER, STORE OLD PC
	MOVE	PC, .JBTNP	;GET NEW PC
	SETZ	TRAPS,	;CLEAR THEM
	JRST	NEXT	GOTO NEXT INSTRUCTION
FOO:	MOVEM	FLAGS, .ESTOP	;STORE OLD PC
	MOVEM	PC,.ESTOP+1	
	MOVE	FLAGS, .ESTNP	;GET NEW PC
	MOVE	PC, .ESTNP+1	
	SETZ	TRAPS,	;CLEAR THEM
	JRST	NEXT	GOTO NEXT INSTRUCTION

It is important to note that the instruction at GOO is an IORB and not an IORM. The user trap routine must be careful to clear .JBTRP before dimissing the current trap else havoc may occur on subsequent traps. (See also section 2.5: MAT).

1.17.1 Trap Types -

Bit	Trap
0	Integer Overflow
1	Integer No Divide Floating Overflow
3	Floating Underflow
4	Floating No Divide
5	String Overflow String No Divide
7	Illegal Operand
10	PDL Overflow

1.18 JOBDAT

Word	Name	What
0-17	_	ACs
20	.JBDAT	Addr of 1st word beyond JOBDAT.
21	.JBTRP	Bit mask of traps which have occurred.
22	.JBNBL	Bit mask of enabled traps. A zero bit means that the error condition is ignored. If the bit is a one, however, a trap will occur.
23	.JBMOD	Bit mask that tells who fields the trap: A zero bit means that the user fields the trap (via .JBTNP). If the bit is a one, however, then the monitor fields the trap (via .ESTNP).
		Note that even the traps which occur in exec mode have the choice of being fielded either by .JBTNP or .ESTNP.
24	.JBTOP	Trap Old PC.
25	.JBTNP	Trap New PC.
26	.JBUUO	Upon encountering an LUUO, the microcode will store the opcode and AC field in this location. Only bits 0-14 of this location are meaningful. Bits 15-37 are indeterminate.
		Note that in the case of an XCT of an LUUO it would be non-trivial to determine the opcode via .JBUOP
27	.JBUUE	LUUO Effective Address.
30	.JBUOP	LUUO Old PC
31	.JBUNP	LUUO New PC
32-n	_	Fields defined by the monitor.

1.19 Page Maps

It is not our purpose to define the address translation mechanism. We consider this to be implementation dependant.

We will only define those portions of the page map which are not related to address translation. We do not assign actual word numbers. The offsets are considered implementation dependant. We define only the field names and the number of words occupied by each field.

1.19.1 UPMP - User Page Map Page -

Name	Words	What	

.USK 10

These words are used by the microcode to store status information when an interruptable instruction is interrupted. The information tells exactly how far the instruction got before it was interrupted. In order to restart the instruction at the correct spot, the microcode will retrieve these words from the UPMP. (See section 2.5 for an example).

The format of these words is different for each instruction. In general, however, word 0 is zero if the instruction is to start at the beginning. Word 0 is non-zero if the instruction is to restart in the middle. This is not to say that .USK is inspected each time an interruptable instruction begins. It is inspected only if the RESTART flag is on. The RESTART flag is lit by the XDIS instruction.

Example: see section 2.5 (the MAT instruction). Note that for the sake of simplicity the MAT instruction is the only one where we have included a complete description of .USK. The reader should assume, however, that all interruptable instructions function in a manner consistent with the MAT instruction.

1.	19.	2	EPMP	 Exec	Page	Map	Page	_

Name	Words	What
.ESTOP	2	Trap Old PCW (FLAGS and PC).
.ESTNP	2	Trap New PCW (FLAGS and PC).
.ESK	10*10	Eight blocks of eight words each. There's one block for each interrupt level (plus one for UUO level). Each block is a copy of .USK (used to restart an interruptable instruction).

2.0 PART II: THE VECTOR OPTION

The vector instructions are considered to be an option to the basic machine. Each of the instructions can be implemented purely in the microcode. They are best implemented, however, by building special purpose hardware.

It is not envisioned that the custom hardware would exist in the initial implementation of the machine. The instructions would initially be implemented in the microcode. A pipeline version wouldn't come until much later.

Even without special purpose hardware, the instruction will still run much faster than if the equivalent were coded in assembly.

2.1 VMOVE - MOVE A Vector (EXTEND 200)

The VMOVE instruction will move vector B to vector A. The format of the argument block is as follows:

E+0/ BYTE (^D9)200(4)0(^D19)N

+1/ addr of vector A

+2/ delta A

addr of vector B

delta B

number of items

As always, each of these parameters is interpreted as an indirect word (see section 1.3). Thus the programmer can either specify the actual value or the address where the value is to be found.

The E+2 parameter specifies the distance (in words) between two items in vector A. The E+4 parameter specifies the distance between two items in vector B. Parameter N specifies the number of words per item. N can have almost any value, but the most popular values are as follows:

N	Datum
1	integer or single precision floating point
2	double floating or single complex
3	triple precision floating point
4	double precision complex
6	triple precision complex

The following piece of pseudo code documents the algorithm used by the microcode:

```
VMOVE:
        MOVEI
                AO,@1(E)
                                 ; ADDR OF VECTOR A
                                 ; ADDR OF VECTOR B
                BO, @3(E)
        MOVEI
                CO,@5(E)
        MOVEI
                                 ; NUMBER OF ITEMS
                DA,@2(E)
        MOVEI
                                ; DELTA A
        MOVEI
                DB, @4(E)
                                ; DELTA B
                N,0(E)
        EΑ
                                 ;E2
                               ; ADDR OF ITEM A
VMOVE2: MOVE
                AI,AO
                BI,BO
CI,N
                                ; ADDR OF ITEM B
        MOVE
                                ; WORDS PER ITEM
        MOVE
                T1,(AI)
                                COPY AN ITEM
VMOVE1: MOVE
        MOVEM
                T1,(AO)
        ADDI
                AI,1
        ADDI
                AO,1
                CI, VMOVE1
        SOJG
                                 ;STEP TO NEXT ITEM
        ADD
                AO,DA
        ADD
                BO, DB
        SOJN
                CO, VMOVE2
                                ; LOOP
```

```
Some examples will help to clarify. Consider
                                                        the
following fortran program:
C MOVE A VECTOR
  REAL X(100), Y(100)
 DO 1 I=1,100
1 X(I)=Y(I)
This could be coded as
       BYTE
              (^D9)200(4)0(^D19)1
E+0/
 +1/
       X
 +2/
       1
 +3/
       Y
 +4/
       1
       ^D100
 +5/
The program:
```

```
C MOVE A MATRIX
REAL X(100,5),Y(100,5)
DO 1 I=1,100
DO 1 J=1,5
1 X(I,J)=Y(I,J)
```

Could be coded as:

```
E+0/ BYTE (^D9)200(4)0(^D19)1
+1/ X
+2/ 1
+3/ Y
+4/ 1
+5/ ^D500
```

```
C MOVE A "COLUMN"
  REAL X(100,5),Y(100,5)
  DO 1 I=1,100
1 \times (I,1) = Y(I,2)
Could be coded as follows: (if in row major order)
E+0/
         BYTE
                 (^D9)200(4)0(^D19)1
 +1/
         Х
         5
 +2/
         Y+1
 +3/
 +4/
         5
         ^D100
 +5/
Or it could be coded as follows: (if in column major order)
                 (^D9)200(4)0(^D19)1
E+0/
         BYTE
 +1/
         Х
 +2/
         1
         Y+^D100
 +3/
 +4/
         1
         ^D100
 +5/
C MOVE A "ROW" TO A "COLUMN"
  REAL X(100,100), Y(100,100)
  DO 1 I=1,100
1 \times (I,2) = Y(1,I)
Could be coded as follows: (if in row major order)
E+0/
         BYTE
                  (^D9)200(4)0(^D19)1
 +1/
         X+1
         ^D100
 +2/
 +3/
         Y
 +4/
  +5/
         ^D100
```

. .

```
C MOVE A DOUBLE "ROW" TO A DOUBLE "COLUMN"
  DOUBLE PRECISION X(100,100), Y(100,100)
  DO 1 I=1,100
1 \times (1,2) = Y(1,1)
Could be coded as follows: (row major)
E+0/
        BYTE
                 (^D9)200(4)0(^D19)2
        X+2
 +1/
        ^D200
 +2/
 +3/
        Y
 +4/
 +5/
        ^D100
C MOVE REAL PART OF "COLUMN" TO "ROW"
  COMPLEX Y(100,100)
  REAL X(100,100)
  DO 1 I=1,100
1 \times (2,I) = REAL(Y(I,1))
Could be coded as follows: (row major)
               (^D9)200(4)0(^D19)1
E+0/
        BYTE
 +1/
        X+^D100
 +2/
        1
 +3/
        Y
        ^D200
 +4/
 +5/
        ^D100
```

2.2 V{MUL,DIV,ADD,SUB,{F,DF,TF,C,DC,TC}{AD,SB,MP,DV}}{2,3}

These instructions are used to perform arithmetic operations upon pairs of vectors. The format of the argument block is as follows:

```
(^D9)201(4)0(^D19)FUNC
       BYTE
E+0/
       number of items
 +1/
+2/
       addr of vector A
 +3/
       delta A
       addr of vector B
 +4/
       delta B
 +5/
                             ;included only if 3 operands
       addr of vector C
 +6/
                               ; included only if 3 operands
 +7/
       delta C
```

The E2 field gives the function code (each of these instructions is implemented as a function of EXTEND 201). Note that some of the functions have two operands and some have three (hence the last character of the mneumonic).

Name	FUNC	Op	Datum
VADD2	0	A=A+B	INTEGER
VADD2	1	C=A+B	INTEGER
VSUB2	2	A=A-B	INTEGER
VSUB3	3	C=A-B	INTEGER
VMUL2	4	A=A*B	INTEGER
VMUL3	5	C=A*B	INTEGER
VDIV2	6	A=A/B	INTEGER
VDIV3	7	C=A/B	INTEGER
VFAD2	10	A=A+B	SINGLE FLOATING
VFAD3	11	C=A+B	SINGLE FLOATING
VFSB2	12	A=A-B	SINGLE FLOATING
VFSB3	13	C=A-B	SINGLE FLOATING
VFMP2	14	A=A*B	SINGLE FLOATING
VFMP3	15	C=A*B	SINGLE FLOATING
VFDV2	16	A=A/B	SINGLE FLOATING
VFDV3	17	C=A/B	SINGLE FLOATING
VDFAD2	20	A=A+B	DOUBLE FLOATING
VDFAD3	21	C=A+B	DOUBLE FLOATING
VDFSB2	22	A=A-B	DOUBLE FLOATING
VDFSB3	23	C=A-B	DOUBLE FLOATING
VDFMP2	24	A=A*B	DOUBLE FLOATING
VDFMP3	25	C=A*B	DOUBLE FLOATING
VDFDV2	26	A=A/B	DOUBLE FLOATING
VDFDV3	27	C=A/B	DOUBLE FLOATING
VTFAD2	30	A=A+B	TRIPLE FLOATING
VTFAD3	31	C=A+B	TRIPLE FLOATING
VTFSB2	32	A=A-B	TRIPLE FLOATING
VTFSB3	33	C=A-B	TRIPLE FLOATING
VTFMP2	34	A=A*B	TRIPLE FLOATING
VTFMP3	35	C=A*B	TRIPLE FLOATING
VTFDV2	36	A=A/B	TRIPLE FLOATING
VTFDV3	37	C=A/B	TRIPLE FLOATING
VCAD2	40	A=A+B	SINGLE COMPLEX

```
SINGLE COMPLEX
                    C=A+B
VCAD3
          41
                              SINGLE COMPLEX
          42
                    A=A-B
VCSB2
                    C=A-B
A=A*B
                              SINGLE COMPLEX
          43
VCSB3
                              SINGLE COMPLEX
          44
VCMP2
VCMP3
          45
                    C=A*B
                              SINGLE COMPLEX
                   A=A/B SINGLE COMPLEX
C=A/B SINGLE COMPLEX
          46
VCDV2
VCDV3
          47
                    A=A+B DOUBLE COMPLEX
         50
VDCAD2
                    C=A+B DOUBLE COMPLEX
VDCAD3
          51
                    A=A-B DOUBLE COMPLEX
C=A-B DOUBLE COMPLEX
          52
VDCSB2
VDCSB3
          53
                    A=A*B DOUBLE COMPLEX
VDCMP2
         54
                   C=A*B DOUBLE COMPLEX
A=A/B DOUBLE COMPLEX
C=A/B DOUBLE COMPLEX
A=A+B TRIPLE COMPLEX
         55
VDCMP3
         56
VDCDV2
VDCDV3
         57
VTCAD2
         60
                    C=A+B TRIPLE COMPLEX
         61
VTCAD3
                   A=A-B TRIPLE COMPLEX
C=A-B TRIPLE COMPLEX
         62
VTCSB2
VTCSB3 63
                    A=A*B TRIPLE COMPLEX
VTCMP2 64
VTCMP3 65
VTCDV2 66
                    C=A*B TRIPLE COMPLEX A=A/B TRIPLE COMPLEX
                    C=A/B TRIPLE COMPLEX
VTCDV3
        67
```

Note that E+3 or E+5 may be zero, meaning that the operand isn't really a vector at all. It is, instead, a scalar. The microcode will optimize these cases.

Note that the two operand instruction is not read-pause-write.

The following piece of pseudo code documents the algorithm used by the microcode for VFMP2 and VFMP3:

```
:ENTER HERE FOR VFMP3
                                 ; ADDR OF VECTOR C
                C,@6(E)
VFMP3:
        MOVEI
                                 ; DELTA C
                DC, @7(E)
        MOVEI
        JRST 
                VFMPA
:ENTER HERE FOR VFMP2
                                  : VECTOR C SAME AS VECTOR A
              C,@2(E)
VFMP2:
        MOVEI
        MOVEI
                DC,@3(E)
                A,@2(E)
                                  ; ADDR OF VECTOR A
VFMPA:
        MOVEI
        MOVEI DA, @3(E)
                                  ; DELTA A
                B, @4(E)
                                  ; ADDR OF VECTOR B
        MOVEI
                DB, @5(E)
                                 ; DELTA B
        MOVEI
        MOVEI
                N,@1(E)
                                  :NUMBER OF ITEMS
                DB, VFMPC
                                  ;SCALAR B?
        JUMPE
        JUMPN
                 DA, VFMPB
                                  ;SCALAR A?
                                  ; SWAP THEM
        EXCH
                 A,B
                 DA, DB
        MOVE
HERE IF VECTOR B IS ACTUALLY A SCALAR
```

; PICK UP SCALAR

X,(B)

VFMPC: MOVE

VFMPD:	MOVE FMP MOVEM	T1,(A) T1,X T1,(C)	;MULTIPLY
	ADD	A,DA	;STEP TO NEXT ITEM
	ADD	C,DC	
	SOJN	N,VFMPD	; LOOP
	JRST	DONE	
:HERE I	F DA AND	DB BOTH NON-0	
VFMPB:	MOVE	T1,(A)	; MULTIPLY
	FMP	T1,(B)	
	MOVEM	T1,(C)	
	ADD	A,DA	;STEP TO NEXT ITEM
	ADD	B,DB	
	ADD	C,DC	
	SOJN	N,VFMPB	; LOOP
	TRST	DONE	

2.3 V{ADD, MUL, {F, DF, TF, C, DC, TC} {AD, MP}}

Compute the sum (or product) of all the items in a vector and store the result in AC. The format of the argument block is as follows:

- E+0/ BYTE (^D9)202(4)AC(^D19)FUNC +1/ number of items
 - +2/ addr of vector

+3/ delta item

Each of these instructions is a function of EXTEND 202:

Name	FUNC	Op	Datum
VADD	0	+ :	INTEGER
VMUL	. 1	*	INTEGER
VFAD	2	+	SINGLE FLOATING
VFMP	3	*	SINGLE FLOATING
VDFAD	4	+ 5,	DOUBLE FLOATING
VDFMP	5	*	DOUBLE FLOATING
VTFAD	6	+ + · · · · · · · · · · · · · · · · · ·	TRIPLE FLOATING
VTFMP	7	*	TRIPLE FLOATING
VCAD	10	+	SINGLE COMPLEX
VCMP	11	*	SINGLE COMPLEX
VDCAD	12	+	DOUBLE COMPLEX
VDCMP	13	*	DOUBLE COMPLEX
VTCAD	14	+	TRIPLE COMPLEX
VTCMP	15	*	TRIPLE COMPLEX

Example: Pseudo code for VFAD:

VFAD:	MOVEI	N,@1(E)
	MOVEI	A,@2(E)
	MOVEI	DA, @3(E)
	SETZ	S,
LOOP:	FAD	S,(A)
	ADD	A,DA
	SOJN	N,LOOP
	LDB	AC, [POINT 4, 0(E), 14]
	MOVEM	S,(AC)

2.4 {-,D,T}POLY

Evaluate a polynomial (single, double, or triple precision floating point).

$$Y = C0 + C1*X + C2*X**2 + C3*X**3 + ...$$

- BYTE $(^D9)OPCODE(4)AC(^D19)0$ E+0/
 - number of items +1/
 - +2/ addr of vector
 - +3/ delta item

The value of X is taken from the AC. The polynomial is computed using a vector of coefficients. The result is placed back in the AC.

Name	EXTEND
POLY	203
DPOLY	204
TPOLY	205

Example: Pseudo code for POLY:

POLY: MOVEI N,@1(E) A,@2(E) MOVEI

MOVEI DA, @3(E)

AC, [POINT 4,0(E),14] LDB

MOVE X,(AC)

SETZ

Y, Z,1.0/40000 ;Z=1.0 FMOVEI

LOOP: MOVE

> Tl,Z FMP Y,Tl ADD

Z,X FMP ADD A,DA N,LOOP SOJG Y, (AC) MOVEM

2.5 {-,F,DF,TF,C,DC,TC}MAT

Multiply matrix A by matrix B according to the rules of linear algebra. Place the result in matrix C (C=A*B).

Note:

```
number of cols in mat A = number of rows in mat B number of rows in mat A = number of rows in mat C number of cols in mat B = number of cols in mat C
```

Each matrix can be stored in either row major order or column major order.

The format of the argument block is as follows:

```
(^D9)OPCODE(^D23)0
E+0/
          BYTE
          addr of matrix A
 +1/
 +2/
          delta col A
 +3/
          delta row A
          addr of matrix B
 +4/
          delta col B
 +5/
 +6/
          delta row B
 +7/
          addr of matrix C
 +10/
          delta col C
          delta row C
 +11/
 +12/ cols in A, rows in B
+13/ rows in A, rows in C
+14/ cols in B, cols in C
```

Name	EXTEND	Datum	
MAT	206	INTEGER	
FMAT	207	SINGLE FLOATING	1
DFMAT	210	DOUBLE FLOATING	1
TFMAT	211	TRIPLE FLOATING	ſ
CMAT	212	SINGLE COMPLEX	
DCMAT	213	DOUBLE COMPLEX	
TCMAT	214	TRIPLE COMPLEX	

The following piece of pseudo code uses 15 registers. It documents the algorithm that the microcode would use to implement FMAT. DFMAT, on the other hand, would require 17 registers. TFMAT would require 19. Etc.

The example, however, should not be taken literally. When implemented in microcode, we would use additional registers. For example, E+3 would be loaded into a register just like E+2 is loaded into DAC. E+3 would not be fetched from core each time it was needed.

```
; SUM
        S=0
                 ; TEMPS (USED ONLY DURING RESTART)
        Tl=1
        T2 = T1 + 1
        T3=T2+1
                 ;START OF COL IN C (OUTTER LOOP)
        CO=T1
                 ; CURRENT ITEM IN C (INNER LOOP)
        CI=T2
                 :START OF COL IN B (OUTTER LOOP)
        BO=4
                 CURRENT ITEM IN B (INNER LOOP)
        BI=T3
                 ;START OF ROW IN A (OUTTER LOOP)
        AO=5
                 ; CURRENT ITEM IN A (INNER LOOP)
        AI = 6
                 ; COUNT OF MULTIPLYS
        K=7
                 ; COUNT OF COLS LEFT IN C (OUTTER LOOP)
        KO=10
                 COUNT OF ROWS LEFT IN C (MIDDLE LOOP)
        KM=11
                 COUNT OF ROWS LEFT IN B (INNER LOOP)
        KI=12
                 ;DELTA A COL (E+2)
        DAC=13
                 ;DELTA B ROW (E+6)
        DBR=14
                 ; CURRENT ITEM
        X = 15
                 :EFFECTIVE ADDR
        E=16
; ENTER HERE
                                  ; DELTA A COL
                 DAC, @2(E)
FMAT:
        MOVEI
                 DBR, @6(E)
                                  ; DELTA B ROW
        MOVEI
                                  ; RESTART?
                 K,.USK
        SKIPE
                 FMAT5
                                  ; YES
        JRST
                                  ; ADDR OF 1ST COL IN B
                 BO, @4(E)
        MOVEI
                                  ; ADDR OF 1ST COL IN C
        MOVEI
                 CO,@7(E)
                                  ; COLS IN B, COLS IN C
                 KO,@14(E)
        MOVEI
:START OF OUTTER LOOP:
                                  ; ADDR OF 1ST ROW IN A
FMAT3:
                 AO,@1(E)
        MOVEI
                                  :START OF COL IN C
                 CI,CO
        MOVE
                                  ; ROWS IN A, ROWS IN C
                 KM,@13(E)
        MOVEI
;START OF MIDDLE LOOP:
                                 ;START OF ROW IN A
                 AI,AO
FMAT2:
        MOVE
                                  ;START OF COL IN B
                 BI,BO
        MOVE
                 KI,@12(E)
                                 ; COLS IN A, ROWS IN B
        MOVEI
        SETZ
                 S,
;START OF INNER LOOP:
                                  ; INTERRUPT PENDING?
FMAT1:
        BLNE
                 n,m
                                  ;YES
        JRST
                 FMAT4
                                 GET ITEM FROM A
                 X,(AI)
FMAT6:
        MOVE
                                  :TIMES ITEM FROM B
        FMP
                 X,(BI)
        FAD
                 S,X
                                  :ADD TO SUM
                 K,1
                                  ; BUMP COUNT
        ADDI
                                  ; NEXT ITEM IN ROW A
                 AI,DAC
        ADD
                                ; NEXT ITEM IN COL B
                 BI,DBR
        ADD
                 KI, FMAT1
        SOJN
                                  ; LOOP
                                  ;STORE SUM IN C
        MOVEM
                 S,(CI)
                 AO,@3(E)
                                  ; NEXT ROW IN A
        ADDI
                                  ; NEXT ROW IN C
                 CI,@11(E)
        ADDI
                 KM, FMAT2
                                  ; LOOP
        SOJN
                                  ; NEXT COL IN B
        ADDI
                 BO, @5(E)
                 CO,@10(E)
        ADDI
                                  ; NEXT COL IN C
                 KO, FMAT3
                                  ; LOOP
        SOJN
        JRST
                 DONE
```

```
:HERE IF INTERRUPT (OR PAGE FAULT)
                                  ; SAVE SUM
                 S,.USK+1
        MOVEM
FMAT4:
        SKIPE
                 X,TRAPS
                                  ; ANY TRAPS SO FAR?
        IORM
                 X, JBTRP
                                  ; YES, STORE THEM
                                  ; SAVE COUNT
        MOVEM
                 K,.USK
                 FOO
                                  GO SERVICE INTERRUPT
        JRST
; HERE IF INSTRUCTION IS RESTARTED
                                  ; COLS IN A, ROWS IN B
                 KI,@12(E)
FMAT5:
        MOVEI
                                  ; ROWS IN A, ROWS IN C
                 KM,@13(E)
        MOVEI
                                  ; COLS IN B, COLS IN C
        MOVEI
                 KO,@14(E)
                                  ; COUNT
        MOVE
                 T2,K
                 .USK
                                  :RESET COUNT
        SETZM
        IDIV
                                  :T3=ROW NUMBER IN B
                 T2,KI
                                  ; ITEM NUMBER IN C
        MOVE
                 T1,T2
                                  :T1=COL NUMBER IN C
        IDIV
                 Tl,KM
                                  ;T2=ROW NUMBER IN C
                                  ; ROWS LEFT IN B
                 KI,T3
        SUB
                                  ; ROWS LEFT IN C
        SUB
                 KM,T2
                                  ; COLS LEFT IN C
                 KO,T1
        SUB
        MOVE
                 AO,T2
                                  ROW NUMBER IN A
                 AO, @3(E)
                                  ;OFFSET
        IMULI
                 AO,@1(E)
                                  ; ADDR
        ADDI
                 AI,T3
                                  COL NUMBER IN A
        MOVE
                                  ;OFFSET
        IMUL
                 AI,DAC
        ADD
                 AI,AO
                                  ; ADDR
        MOVE
                 BO,Tl
                                  ; COL NUMBER IN B
                 BO,@5(E)
                                  ;OFFSET
        IMULI
        ADDI
                 BO, @4(E)
                                  ; ADDR
                                  ; ROW NUMBER IN B
        : MOVE
                 BI,T3
        IMUL
                 BI, DBR
                                  ;OFFSET
        ADD
                 BI,BO
                                  ; ADDR
                                  ; COL NUMBER IN C
        ; MOVE
                 CO,Tl
        IMULI
                 CO,@10(E)
                                  ;OFFSET
                                  ; ADDR
        ADDI
                 CO, @7(E)
                                  ; ROW NUMBER IN C
        : MOVE
                 CI,T2
                                  ;OFFSET
        IMULI
                 CI,@11(E)
        ADD
                 CI,CO
                                  ; ADDR
                                  ; RESTORE TRAPS
                 X, .JBTRP
        MOVE
                 X,TRAPS
        MOVEM
                                  GET SUM BACK
        MOVE
                 S..USK+1
        JRST:
                 FMAT6
                                  ; CONTINUE
```

Note that instead of using .USK+l to store the sum, we could use O(CI) instead. This would work just fine in the case of an interrupt. But wouldn't work as well in the case of a page fault (as the reference to O(CI) might cause a second page fault). This problem with the page fault case can be corrected, however, by changing the instruction at FMATl-l to "SETZB S,(CI)". This will insure that if the page fault is going to occur, it does so during a favorable window.

Regardless, the .USK+l approach is deemed better than the $0({\rm CI})$ approach. Its slightly faster and its less of a kludge.

Note the manner in which traps are handled. When an overflow occurs the instruction does not abort. It is not until the conclusion of the instruction that the microcode tests whether or not the user is enabled to trap this overflow. Even if the instruction is interrupted and restarted, the existence of the overflow condition will not cause a trap until the instruction comes to full completion.

Note the manner in which TRAPS is reloaded from .JBTRP. If the bit is on in .JBTRP, we make no attempt to decipher whether it was this instruction that lit the bit. It is assumed that the user will clear the bit in .JBTRP each time the trap occurs.

3.0 PART III: STRING ARITHMETIC

The "String Arithmetic Option" provides a wide variety of EXTEND instructions to perform arithmetic operations upon strings of digits.

All of the strings take the following format:

-	byte 1 ! byte 2 !	! byte N !
! sign	lst digit! 2nd digit!	! Nth digit!

Note that it takes N+1 bytes to represent an N digit signed number.

All of the instructions take their arguments in the form of a type 5 byte pointer. The BP points to the sign byte. Therefore the C field contains a count of the digits (it contains N not N+1). Example: The string

FOO: ASCII "+0047"

would be represented by the byte pointer:

POINTR 8, FOO, 7, 4

Note that the string doesn't necessarily have to be ASCII, and doesn't necessarily have to be base ten. Any arbitrary number system can be used: any radix, and any character set. To define a number system you must code a four word parameter block known as the NSB (Number System Block). The format of the NSB is as follows:

NSB+0/ radix

- +1/ character code for "0"
- +2/ character code for "+"
- +3/ character code for "-"

Note that each of these words is interpreted as an indirect word (see section 1.3). Thus you always have a choice: you can specify the actual value or you can specify a pointer to the value.

Note that by merely specifing three characters ("0", "+", and "-") you have completely defined the character set. These are the only three characters needed to perform arithmetic.

Note that a string is considered negative if the sign byte is anything other than "+". It doesn't necessarily have to be "-". If, however, the machine generates a minus sign, it will use the specified value of "-".

Note that hexadecimal cannot be represented. The sixteen possible digits are not consecutive character codes.

BCD can be represented by specifying the byte size as 4, the radix as D10, and 0 as D0.

One of the most popular techniques, however, is to set the byte size to ^D32, the radix to ^D10**9, and "0" to ^D0.

Note that any character outside the range "0" to "0"+radix-l is regarded as a zero. Thus spaces are taken as zeros.

3.1 Unsigned Arithemetic

If NSB+3 is equal to NSB+2 ("-" is equal to "+") then the string is taken to be "unsigned". This is not to say that the sign byte does not exist. You must, as always, allocate space for the sign byte. The value of the sign byte, however, is totally ignored. The string is always considered positive.

In practice, the tendency is to specify a byte pointer that points to the last byte of the previous field. This is a "ficticious sign byte". The ficticious byte is never referenced.

3.2 S{ADD, SUB, MUL, DIV}{2,3}

These instructions are used to perform arithmetic operations upon strings of digits. Strings can be added, subtracted, multiplied, or divided.

The instructions are implemented as functions 100 through 107 of EXTEND. Some of the functions have two operands (known as operand A and operand B). Some of the functions have three operands (known as A, B, and C).

Code	Name	Function
100	SADD2	A=A+B
101	SADD3	C=A+B
102	SSUB2	A=A-B
103	SSUB3	C=A-B
104	SMUL2	A=A*B *
105	SMUL3	C=A*B
106	SDIV2	A=A/B *
107	SDIV3	C=A/B *

* = To complete these instructions the microcode will require scratch space. This space will be allocated on the stack. The stack pointer is specified by the AC field (bits 11-14 of E+0).

The format of the argument block for these instructions is as follows:

```
E+0/ BYTE (^D9)OPCODE(4)AC(^D19)NSB
+1/ addr of BP A
+2/ addr of BP B
+3/ addr of BP C ;included only if 3 operands
```

Note that all 3 byte pointers must be type 5 byte pointers. Note that type 5 byte pointers are two words long. Note that the argument block does not contain the byte pointers themselves but rather the addresses where the byte pointers can be found. This results in a savings provided that each string is referenced at least twice. In a typical program the average number of references per variable is significantly greater than two.

Note that the byte pointers are not incremented, decremented, or altered in any way by these instructions.

When substracting one unsigned string from another, an overflow trap will occur if the result is negative. Unsigned strings are not allowed to be negative.

Example: Consider the string X whoose value is "+0023". We wish to evaluate the expression "Y=(X+3)*47". This could be coded as follows:

EXTEND OPl EXTEND OP2 OP1: MYNSB SADD3 BPX BP3 BPY OP2: SMUL2 P,MYNSB BPY BP47 BPX: POINTR 8, X, 7, 4 8,Y,7,4 BPY: POINTR 8,LIT3,7,1 BP3: POINTR 8,LIT47,7,2 "+0023" BP47: POINTR ASCII X: BLOCK **Y:** "+3" LIT3: ASCII "+47" ASCII LIT47: ^D10 MYNSB: "0" Z @MYPLUS " _ "

MYPLUS: "+"

The following piece of pseudo code is intended to document the algorithm used by the microcode for the instructions SSUB2, SADD2, SSUB3, and SADD3:

```
;ENTER HERE FOR SSUB2 AND SADD2
                F, F.MB ; FLAG SUBTRACTION
SSUB2:
        MOVEIA
SADD2:
        SETZ
                F,
                                ;FLAG ADDITION
                                 ;GET BP A
        MOVEI
                T1,@1(E)
        MOVE
                A1,0(T1)
        MOVEI
                A2,@1(T1)
        DMOVE
                Cl,Al
                                 ;BP C IS SAME AS BP A
        JRST
                SADD
; ENTER HERE FOR SSUB3 AND SADD3
        MOVEIA
                F,F.MB
                                ;FLAG SUBTRACTION
SSUB3:
                F,
SADD3:
        SETZ
                                 ;FLAG ADDITION
                T1,@1(E)
                                 ;GET BP A
        MOVEI
        MOVE
                A1,0(T1)
                A2,@1(T1)
        MOVEI
                T1,@3(E)
                                 GET BP C
        MOVEI
                C1.0(T1)
        MOVE
        MOVEI
                C2,@1(T1)
        MOVEI
                T1,@2(E)
                                 ;GET BP B
SADD:
                B1,0(T1)
        MOVE
                B2,@1(T1)
        MOVEI
                E2,0(E)
                                 ; PERFORMED BY EXTEND'S DISPATCH
        ;EA
                CP,@2(E2)
                                 :CHARACTER FOR "PLUS"
        MOVEI
        MOVEI
                CM,@3(E2)
                                ; CHARACTER FOR "MINUS"
                CP,CM
                                 ;UNSIGNED?
        CAMN
                SADDA
                                 ;YES
        JRST
                                 ; IS STRING A NEGATIVE?
        LDB
                Tl,Al
        CAME
                Tl,CP
        TRO
                F,F.MA
                                 ; YES
                                 ; IS STRING B NEGATIVE?
                T1,B1
        LDB
        CAME
                Tl,CP
                F,F.MB
        TRC
                                 ; YES
SADDA:
                R,@0(E2)
                                 ; RADIX
        MOVEI
                                 ; CHARACTER FOR "ZERO"
                CZ,@1(E2)
        MOVEI
                KA, Al
                                 ; COUNT OF DIGITS IN STRING A
        EΑ
                KA,[POINT ^D19,A1,37]
                                         ; ANOTHER WAY
        ; LDBX
                                 COUNT OF DIGITS IN STRING B
                KB,B1
        EA
                                 ; BOTH STRINGS NEGATIVE?
        TRNU
                F,F.MA+F.MB
                F,F.MA+F.MB+F.MC ; YES, THEN C WILL BE NEGATIVE
        TRCA
                F,F.MA+F.MB ; JUST ONE STRING NEGATIVE?
        TRNN
                SADDJ
        JRST
; HERE IF JUST ONE STRING IS NEGATIVE
:FIND WHICH NUMBER IS BIGGER
                                 ; BOTH STRINGS SAME LENGTH?
                KA,KB
        CAMN
        JRST
                SADDE
                                 ; YES
                KA,KB
                                 ; WHICH STRING IS LONGER?
        CAML
                                 ;STRING A IS LONGER
        JRST
                SADDB
                                 ;STRING B IS LONGER, EXCHANGE THEM
        EXCH
                KA.KB
        EXCH
               Al,Bl
        EXCH
                A2,B2
```

```
F,F.MA+F.MB
       TRC
; HERE WHEN STRING A IS THE LONGER STRING
                              ; DIFFERENCE OF LENGTHS
       SUB
               KA,KB
SADDB:
; WE EXPECT THAT STRING A WILL HAVE LEADING ZEROS (KA OF THEM)
               T1,A1 ;GET NEXT DIGIT FROM STRING A
SADDC:
       ILDB
                              ; IS IT ZERO? (I.E. NOT A DIGIT)
               Tl,CZ
       SUB
       SKIPL
               Tl
               Tl,R
       CAML
       CAIA
       JUMPN
               Tl,SADDG
                          ;YES, LOOP
       SOJN
               KA, SADDC
; HERE WHEN BOTH STRINGS ARE SAME LENGTH.
; CHECK WHICH STRING HAS LARGER VALUE.
               Tl, Al ;GET NEXT DIGIT FROM STRING A
       I LDBW
SADDE:
                             ;STRING EXHAUSTED
               SADDG
       JRST
               Tl,CZ
                             ; LEGAL DIGIT?
       SUB
              T1
       SKIPL
               Tl,R
       CAML
                             ; NO, MUST BE SPACE
       SETZ
               Tl,
                            GET NEXT DIGIT FROM STRING B
       ILDB
               T2,B1
                              :LEGAL DIGIT?
       SUB
               T2,R
               T2
       SKIPL
       CAML
               T2,R
       SETZ
                             ;NO, MUST BE SPACE
               T2,
               T1,T2
       CAMN
                              ;SAME?
               SADDE
                              ; YES, KEEP LOOKING
       JRST
; SEARCH ENDS UPON FINDING FIRST DIFFERENCE
       CAML T1,T2
                              ; WHICH IS BIGGER?
       JRST
               SADDI
                              ; A
       EXCH
               Al,Bl
                              ; B, EXCHANGE THEM
               A2,B2
       EXCH
       TRC
               F,F.MA+F.MB
; HERE WHEN STRING A HAS THE BIGGER VALUE
                  ;BACK UP
SADDI: DECBP Bl
SADDG:
       DECBP
               Al
               KA,Al
                          GET COUNT BACK
       EΑ
               KB.Bl
       EA
; HERE WHEN THERE IS AT MOST ONE STRING WHICH IS NEGATIVE.
; IF THERE IS, IN FACT, A NEGATIVE STRING THEN IT IS KNOWN THAT
STRING A HAS THE LARGER MAGNITUDE.
                     ; COUNT OF DIGITS IN STRING C
               KC,Cl
SADDJ: EA
                              SKIP TO END OF STRING
       ADJBP
               KA.Al
               KB,Bl
       ADJBP
       ADJBP
               KC,C1
       SETZ
               С,
                              ; INITIAL VALUE OF CARRY
                             ; BRANCH IF STRING A IS EXHAUSTED
               KA,LOOP3
LOOP:
       JUMPE
                             GET NEXT DIGIT FROM STRING A
       LDB
               Tl,Al
                             ;BACK UP
       DECBP
               Al
       SOS
               KA
               Tl,CZ
                              ;LEGAL DIGIT?
       SUB
       SKIPL
               Tl
               Tl,R
       CAML
```

```
Tl,
                                 ; NO, MUST BE SPACE
LOOP3:
        SETZ
                                 ; BRANCH IF STRING B IS EXHAUSTED
                KB,LOOP4
        JUMPE
                                 ;GET NEXT DIGIT FROM STRING B
                T2,B1
        LDB
                                 ; BACK UP
                В1
        DECBP
        SOS
                KB
                T2,CZ
                                 ;LEGAL DIGIT?
        SUB
        SKIPL
                T2
                T2,R
        CAML
                                 :NO, MUST BE SPACE
                T2,
LOOP4:
        SETZ
                F,F.MA+F.MB
                                 ; ONE STRING NEGATIVE?
        TRNE
                                 ; YES, SUBTRACT B FROM A
        MOVNS
                T2
                                 ; ADD CARRY
                Tl,C
        ADD
                                 ; ADD THE TWO DIGITS
        ADD
                T1,T2
                T1,LOOP1
                                 ; BRANCH IF BORROW OUT
        JUMPL
                                 ; CARRY OUT?
                Tl,R
        CAML
                C,1
                                 ; YES
        MOVEIA
        MOVEIA
                C,0
                                 ; NO
                                 ; YES
        SUB
                Tl,R
                LOOP2
        JRST
                                 ; BORROW OUT
                Tl,R
LOOP1:
        ADD
        SETO
                С,
                                 ; BRANCH UNLESS C EXHAUSTED
                KC,LOOP6
LOOP2:
        JUMPN
                                 ; OVERFLOW?
        SKIPE
                Tl
                 F, F. OVR
                                 ; YES
        TRO
                 LOOP5
        JRST
                                  CONVERT TO CHARACTER CODE
                 T1,CZ
LOOP6:
        ADD.
                                 ;STORE DIGIT
                 Tl,Cl
        DPB
        DECBP
                 Cl
                                 ;BACK UP
                 KC,LOOP
                                 ; LOOP
        SOJN
                 KA, LOOP
LOOP5:
        JUMPN
                 KB,LOOP
        JUMPN
                                  ; UNSIGNED?
                 CP,CM
        CAMN
        JRST
                 UNSIGN
                                  ; YES
                 F,F.MA+F.MC
                                  ; IS SIGN NEGATIVE?
        TRZN
                                  ; POSITIVE
        SKIPA
                 Tl,CP
                                  ; NEGATIVE
                 Tl,CM
        MOVE
                                  ;STORE SIGN
                 Tl,Cl
        DPB
                                  ; OVERFLOW?
                 C
UNSIGN: SKIPL
                                  ;UNSIGNED SUBTRACT OVERFLOW?
                 F,F.MA+F.OVR
        TRNE
                                  ; YES
        MOVEI
                 C,1
                 C,^D31
                                  ;LIGHT OVERFLOW IF CARRY
        ASH
```

; DONE

3.3 ASMOVE - Arithmetic String MOVE (EXTEND 110)

The format of the argument block is:

E+0/ BYTE (^D9)110(4)0(^D19)NSB

+1/ addr of BP A

+2/ addr of BP B

String B is moved to string A.

In the process of moving it, the string gets "normalized" (i.e. "spaces" are converted to true zeroes, and the sign byte is set to either true minus or true plus).

3.4 CNS - Convert Number System (EXTEND 111)

The format of the argument block is:

- E+0/ BYTE (^D9)111(4)0(^D19)NSBA
 - +1/ addr of BP A
 - +2/ addr of BP B
 - +3/ NSBB

This instruction is exactly like ASMOVE except that it has two number system blocks. In the process of moving the string, it is converted from one number system to another. NSBA is used for string A, NSBB is used for string B.

Note that word 0 of NSBB is ignored (the radix). This instruction cannot be used to convert radixs, just character sets.

An overflow will result if an attempt is made to convert a signed negative number into an unsigned number.

This instruction is equivalent to IBM's PACK and UNPACK.

3.5 ASC{-,L,E,LE,A,GE,N,G}

Arithmetic String Compare (EXTEND 112). The format of the argument block is:

- E+0/ BYTE (^D9)112(4)AC(^D19)NSB
 - +1/ addr of BP A +2/ addr of BP B

Compare string A with string B. Depending upon the result, the EXTEND instruction may skip.

Note that the AC field is decoded as an extension to the op-code:

AC	Name	Function
0	ASC	never skip
1	ASCL	skip if A <b< td=""></b<>
2	ASCE	skip if A=B
3	ASCLE	skip if A<=B
4	ASCA	always skip
5	ASCGE	skip if A>=B
6	ASCN	skip if A<>B
. 7	ASCG	skip if A>B

3.6 CTB - Convert To Binary (EXTEND 113)

E+0/ BYTE (^D9)113(4)AC(^D19)NSB +1/ addr of BP

The numeric string is converted to a binary integer which is placed in the AC. If the resulting number is outside the range -2**31 to +2**31-1 then an overflow will result.

3.7 CFB - Convert From Binary (EXTEND 114)

E+0/ BYTE (^D9)114(4)AC(^D19)NSB +1/ addr of BP

The binary integer in AC is converted to a numeric string.

4.0 PART IV: THE STACK OPTION

The stack instructions are considered to be an option to the basic machine.

The vast majority of these instructions begin with the letter "K" or "P". Those that begin with "K" are EOP's. They deal exclusively with items already on the stack. Those that begin with "P", however, are not EOP's. The operands for these instructions are not necessarily on the stack (at least not when the instruction begins).

Not all the EOP's occur in the same group (see section 1.10.16). As a rule of thumb (there are exceptions): Bits 22-24 of the group number tell you how many words are popped off the stack at the beginning of the instruction. Bits 25-27 of the group number tell you how many words are pushed back onto the stack at the conclusion of the instruction.

In the following discussion we shall often refer to items "KO" and "Kl". By KO we mean the top item on the stack. By Kl we refer to the second item on the stack. The term "item" should not be confused with "word". KO, for example, does not mean the top word, it's the top item. Each item consists of one or more words. When dealing with triple precision complex numbers, for example, each item is six words long.

4.1 K{ADD, SUB, BUS, MUL, DIV, VID, MOD, DOM}

These instructions pop two integers off the stack, perform an arithmetic operation upon them, and push the result back onto the stack. The KADD instruction, for example, adds the top two integers on the stack.

Name	Group	Func	What	
KADD	21	6	K1+K0	
KSUB	21	7	K1-K0	
KMUL	21	10	K1*K0	
KDIV	21	11	K1/K0	
KBUS	21	12	K0-K1	
KVID	21	13	K0/K1	
KMOD	21	14	remainder	K1/K0
KDOM	21	15	remainder	KO/Kl

Example: The following piece of code computes the expression "Y=3*(X+1)-4*(Z-1)":

P,3 PUSHI P,X PUSH P,1 PUSHI Ρ, KADD P, KMUL P,4 PUSHI P,ZPUSH P,1 PUSHI Ρ, KSUB Ρ, KMUL P, KSUB P,Y POP

4.2 K{F,DF,TF,C,DC,TC}{AD,SB,BS,MP,DV,VD}

These instructions perform floating point operations upon items on the stack. They pop two items off the stack, perform an operation, and push the result back onto the stack.

Name	Group	Func	What	Datum
KFAD	21	0	Kl+K0	SINGLE FLOATING
KFSB	21	1	K1-K0	SINGLE FLOATING
KFMP	21	2	Kl*KO	SINGLE FLOATING
KFDV	21	3	K1/K0	SINGLE FLOATING
KFBS	21	4	K0-K1	SINGLE FLOATING
KFVD	21	5	KO/Kl	SINGLE FLOATING
KDFAD	42	0	Kl+K0	DOUBLE FLOATING
KDFSB	42	1	K1-K0	DOUBLE FLOATING
KDFMP	42	2	Kl*KO	DOUBLE FLOATING
KDFDV	42	3	K1/K0	DOUBLE FLOATING
KDFBS	42	4	K0-K1	DOUBLE FLOATING
KDFVD	42	5	K0/K1	DOUBLE FLOATING
KTFAD	63	0	K1+K0	TRIPLE FLOATING
KTFSB	63	1	K1-K0	TRIPLE FLOATING
KTFMP	63	2 3	K1*K0	TRIPLE FLOATING
KTFDV	63		K1/K0	TRIPLE FLOATING
KTFBS	63	4	K0-K1	TRIPLE FLOATING
KTFVD	63	5	KO/Kl	TRIPLE FLOATING
KCAD	42	6	K1+K0	SINGLE COMPLEX
KCSB	42	7	K1-K0	SINGLE COMPLEX
KCMP	42	10	K1*K0	SINGLE COMPLEX
KCDV	42	11	K1/K0	SINGLE COMPLEX
KCBS	42	12	K0-K1	SINGLE COMPLEX
KCVD	42	13	KO/Kl	SINGLE COMPLEX
KDCAD	76	0	K1+K0	DOUBLE COMPLEX
KDCSB	76	1	K1-K0	DOUBLE COMPLEX
KDCMP	76	2	K1*K0	DOUBLE COMPLEX
KDCDV	76	3	K1/K0	DOUBLE COMPLEX
KDCBS	76	4	K0-K1	DOUBLE COMPLEX
KDCVD	76	5	K0/K1	DOUBLE COMPLEX
KTCAD	77	0	K1+K0	TRIPLE COMPLEX
KTCSB	77	. 1	K1-K0	TRIPLE COMPLEX
KTCMP	77	2	K1*K0	TRIPLE COMPLEX
KTCDV	77	3	K1/K0	TRIPLE COMPLEX
KTCBS	77	4	K0-K1	TRIPLE COMPLEX
KTCVD	77	5	K0/K1	TRIPLE COMPLEX

4.3 {D,T,Q,H}{PUSH,POP}

These instructions push and pop a doubleword, tripleword, quadword, or hexword (respectively):

Name	Opcode	Words
DPUSH	424	2
TPUSH	425	3
QPUSH	414	4
HPUSH	416	6
DPOP	426	2
TPOP	427	3
QPOP	415	4
HPOP	741	6

Example: The following piece of code computes the expression "Y=X*Z" using double precision floating point:

DPUSH	P,X
DPUSH	P,Z
KDFMP	Ρ,
DPOP	P,Y

4.4 FPUSHI - Floating PUSH Immediate (opcode 320)

E is shifted 14 bits to the left and the result is pushed onto the stack. Thus the instruction "FPUSHI P,X" is equivalent to the sequence:

FMOVEI T1,X PUSH P,T1

4.5 P{ADD, SUB, MUL, DIV}[I]

Name	Opcode	Function
PADD	160	K0=K0+C(E)
PADDI	161	K0=K0+E
PSUB	162	K0=K0-C(E)
PSUBI	163	K0=K0-E
PMUL	170	K0=K0*C(E)
PMULI	171	K0=K0*E
PDIV	172	K0=K0/C(E)
PDIVI	173	K0=K0/E

The instruction "PSUB P,X", for example, is equivalent to the sequence:

PUSH P,X KSUB P,

Example: The following code will recompute the expression from section 4.1: Y=3*(X+1)-4*(Z-1)

PUSH P,X
PADDI P,1
PMULI P,3
PUSH P,Z
PSUBI P,1
PMULI P,4
KSUB P,
POP P,Y

Note how much shorter this version is.

4.6 PF{AD,SB,MP,DV}[I]

These instructions are similar to the previous group except that they use single precision reals instead of integers.

Name	Opcode	Function
PFAD	450	K0=K0+C(E)
PFADI	451	K0=K0+E
PFSB	474	K0=K0-C(E)
PFSBI	475	K0=K0-E
PFMP	700	K0=K0*C(E)
PFMPI	701	K0=K0*E
PFDV	70 4	K0=K0/C(E)
PFDVI	705	K0=K0/E

Example: The instruction "PFADI P,X" is equivalent to the sequence:

FPUSHI P,X KFAD P, 4.7 PADDM - Popping ADD To Memory (opcode 462)

Pop a word off the stack and add it to C(E) (i.e. C(E)=C(E)+K0). Thus the instruction "PADDM P,X" is equivalent to the sequence:

POP P,T1 ADDM T1,X

Note that the instruction uses read-pause-write.

4.8 PFADM - Popping Floating Add To Memory (opcode 503)

This instruction is similar to PADDM except that it uses floating point.

4.9 PUSHZ (opcode 431)

If E is positive, push E words of zeros onto the stack. If E is negative, PUSHZ is the same as ADJSP.

4.10 PLDB - Popping LoaD Byte (opcode 420)

Load a byte and push it onto the stack.

Example: The instruction "PLDB P,X" is equivalent to the sequence:

LDB T1,X PUSH P,T1

4.11 PDPB - Popping DePosit Byte (opcode 421)

Pop a word off the stack and do a deposit byte.

Example: The instruction "PDPB P,X" is equivalent to the sequence:

POP P,Tl DPB Tl,X

4.12 PMOVEM - Popping MOVE To Memory (opcode 247)

Store the top word of the stack at the location specified by E. Do not pop the word off the stack. The word remains on the top of the stack and the stack pointer is not changed.

Example:

PMOVEM AC, E

is equivalent to:

MOVE T1,0(AC)
MOVEM T1,E

4.13 PUPJ (EOP 11-3)

This instruction is a cross between a PUSHJ and a POPJ.

The top word on the stack is interpreted as the address of a subroutine. POP the address off the stack and PUSHJ to it. The net effect is that the PC is exchanged with the top word on the stack.

This instruction is quite useful when implementing coroutines.

4.14 K{-,D,T}SKP{-,L,E,LE,A,GE,N,G}

Pop one, two, or three words off the stack and skip depending on their value:

Name	EOP	Words	Skip if
Name KSKP KSKPL KSKPE KSKPLE KSKPA KSKPGE KSKPN KSKPG KDSKPL KDSKPL KDSKPL KDSKPLE KDSKPLE KDSKPLE KDSKPA KDSKPGE KDSKPA KDSKPGE KTSKPL KTSKPL	EOP 10-0 10-1 10-2 10-3 10-4 10-5 10-6 10-7 20-0 20-1 20-2 20-3 20-4 20-5 20-6 20-7 30-0 30-1 30-2 30-3	Words 1 1 1 1 1 2 2 2 2 2 2 2 3 3 3 3 3 3	Skip if never K0<0 K0<=0 always K0>=0 K0<>0 K0<0 K0<0 K0<=0 always K0>=0 K0<>0 K0>=0 K0<>0 K0<>0 K0>=0 K0<>0 K0<>0 K0<=0 K0<>0
KTSKPA KTSKPGE KTSKPN	30-4 30-5 30-6	3 3 3 3	always K0>=0 K0<>0
KTSKPG	30-7	3	K0>0

Note that KSKP, KDSKP, and KTSKP are not no-ops. They pop words off the stack.

4.15 K{Q,H}SKP{-,E,A,N}

Pop four or six words off the stack and skip depending on their value:

	707	£7	01-:- : 5
Name	EOP	Words	Skip if
KQSKP	40-0	4	never
KQSKPE	40-1	4	K0 = 0
KQSKPA	40-2	4	always
KQSKPN	40-2	4	K0<>0
KHSKP	60-0	6	never
KHSKPE	60-1	6	K0 = 0
KHSKPA	60-2	6	always
KHSKPN	60-2	6	K0<>0

Note that $K\{Q,H\}SKP\{L,LE,G,GE\}$ are not supported. These concepts are not meaningful for complex numbers.

4.16 ,Stack Boolean

The stack option supports all 16 of the boolean functions:

		K0 = 0011
Name	EOP	K1 = 0101
	<u></u>	
KSETZ	21-20	0000
KAND	21-21	0001
KANDCl	21-22	0010
KSET0	21-23	0011
KANDC0	21-24	0100
KSET1	21-25	0101
KXOR	21-26	0110
KOR	21-27	0111
KNOR	21-30	1000
KEQV	21-31	1001
KSETC1	21-32	1010
KORC1	21-33	1011
KSETC0	21-34	1100
KORC0	21-35	1101
KNAND	21-36	1110
KSETO	21-37	1111

4.17 K{-,D,T,C,DC,TC}NEG

Negate the top item on the stack:

Name	EOP	Datum
KNEG	11-0	single
KDNEG	22-0	double
KTNEG	33-0	triple
KCNEG	22-1	complex single
KDCNEG	44 - 0	complex double
KTCNEG	66-0	complex triple

4.18 Stack Conversions

The stack option supports 12 instructions for converting data types: $K\{I,F,DF,TF\}\{I,F,DF,TF\}$. Any of the four supported data types can be converted to any of the other types.

Supported Types:

I - Integer

F - Floating (single precision)

DF - Double Floating
TF - Triple Floating

Example: the instruction KDFI converts from double precision floating point to integer.

Name	EOP	Notes
Manne	EOF	Mores
KIF	11-1	
KIDF	12-0	
KITF	13-0	
KFI	11-2	*
KFDF	12-1	
KFTF	13-1	
KDFI	21-16	*
KDFF	21-17	rounded
KDFTF	23-0	
KTFI	31-0	*
KTFF	31-1	rounded
KTFDF	32-0	rounded

* = Sets one of the overflow bits and/or traps if the conversion is not possible.

Note that double integers are not supported by any stack instruction.

4.19 SWAP (EOP Group 73)

This class of instruction takes up an entire EOP group.

Bits 30-37 are decoded as follows:

!3!3		3!3!3		3!
!0!1		3!4!5		7!
+-+-		-+-+-		-+
10!	N	10!	M	!
+-+-		-+-+-		-+

The purpose of this instruction is to swap the top two items on the stack. The top item on the stack is taken as being N words long. The next item is taken as being M words long.

Note that if either N or M is zero, the instruction is a no-op.

Note that bits 30 and 34 are ignored. The largest item you can swap is 7 words long. This instruction is difficult to implement in microcode, and we deliberately wish to restrict the size of the largest item. In practice, we believe the largest item will be six words long (a complex tripleword).

4.20 KILL (EOP Group 72)

This class of instruction takes up an entire EOP group.

Bits 30-37 are decoded as follows:

13		3!3		3!
!0		3!4		7!
+		+		+
!	N	!	M	!
+		+		+

This instruction is similar to SWAP. The top item on the stack is taken as being N words long. The second item is taken as being M words long. The purpose of the instruction is to delete the second item from the stack.

Note that if M=0, the instruction is a no-op. If N=0, the instruction is equivalent to "ADJSP P,-M".

Among other things, this instruction is used to take the imaginary part of a complex number (deleting the real part).

5.0 APPENDIXS

5.1 Effective Address Calculation

The microcode uses 4 registers to compute the effective address: IR, E, MA, and MB. The algorithm is as follows:

BEGIN: ;ENTER HERE WITH THE INSTRUCTION IN IR AND THE ADDRESS ;THAT THE INSTRUCTION WAS FETCHED FROM IN MA

IF IR(15)=1 GOTO MODE1
E(16:37)=IR(16:37)
E(0:15)=0
GOTO EXIT

MODE1: E(23:37)=IR(23:37) E(0:22)=IR(23) IF IR(17:22)=0 GOTO NOX

IF IR(17:22)=17 GOTO RELX E=E+MEMORY(IR(17:22)) GOTO NOX

RELX: E=E+MA

NOX: IF IR(16)=0 GOTO EXIT

I: MA=E MB=MEMORY(MA)

IF MB(0)=1 GOTO IMODE1

E=MB GOTO EXIT

IMODE1: E(12:37)=MB(12:37)
 E(0:11)=MB(12)
 IF MB(2:5)=0 GOTO INOX1
 IF MB(2:5)=17 GOTO IRELX1
 E=E+MEMORY(IR(2:5))

GOTO INOX1

GOTO INOX2

IRELX2: E=E+MA

INOX2: IF MB(1)=1 GOTO I

EXIT: ; THE EFFECTIVE VIRTUAL ADDRESS IS NOW IN REGISTER E

5.2 Statistics

The single most important aspect of any machine is the method of calculating the effective address. Before settling upon the current scheme we did a fair amount of analysis of existing PDP10 programs. The survey presented here is one conducted upon the first K of FILFND (to be precise, the first 1039 instructions in 701 FILFND). We believe this to be a representative sample.

Each of the 1039 instructions was divided into one of 32 categories (numbered in octal from 0 to 37). The first digit of the category number summarises the I and X fields of the instruction:

Code	Means
0	No index register, not indirect
1	Index register only
2	Indirect only
3	Both index and indirect

The second digit of the category number summarises the Y field:

Code	Y field contained
0 1 2 2	An AC number An unrelocated expression (absolute) An address in the LOWSEG
3	An address in the HISEG which is "close" (within 2**12)
4	An address in the HISEG which is "far" (outside 2**12)
5	An address in the HISEG which is external (don't know how close)
6 7	The Y field is ignored (e.g. SETZ) The address of a literal

Thus codes 0-1 are absolute. Codes 2-5 and 7 are relocatable.

Of the 32 categories, only 10 were actually observed to occur:

Type	Refs	Percent
00	149	14%
01	118	11%
02	46	4%
03	231	22%
05	202	19%
06	45	4%
07	7	1%
11	210	20%

12 30 3% 33 1 0% ----1039

Of the 1039 instructions, 798 had a zero in the first digit. I.E. 77% are neither indexed nor indirect.

Of these 798, 486 were relocatable (61%)

Of these 486, 46 were in the LOWSEG (9%)

Note that FILFND is only 6416 octal words big (including literals). Thus all PC relative references are close (i.e. within plus or minus 2**12). There were no type ?4 references at all. FILFND is considered a large module.

Of the 202 references to HISEG externals, there were only 83 externals involved. I.E. There are 2.43 references to each one. This should cut down on the number of links.

Of the 46 unindexed references to the lowseg, there were only 22 lowseg locations involved (2.09 references to each location).

Of the 30 indexed references to the lowseg, only 18 links are required. There are 1.67 references to each link. This ratio is different from that for unindexed lowseg references because there would have to be a seperate link each time a different index AC is used.

Of these indexed references to the lowseg, there are 15 references to the JBT tables (half the type 12 references). These 15 references require 11 links (61% of the type 12 links). A large portion of these links could be avoided if the JBT items were moved to the PDB. That is to say you can't fit all the JBT tables in the lowest 2**12 words memory, but you can indeed fit all of JBTPDB. References to these data items would then take two words each (one instruction to reference JBTPDB, and one instruction to reference the data item itself). Two words isn't very good but the other approach isn't much better. It too takes about two words (one for the instruction that references the JBT table, and one for the link). Few of the links are shared, each reference needs a link of its own.

Of the 83 links to hiseg externals, 13 are to "literal byte pointers" (22 references to 13 links). By "literal byte pointer" we mean items like UNYK4S. The main reason these byte pointers were coded as globals in COMMOD instead of making them into local literals was to save typing. On the new machine, however, it might be better to keep them as local literals. One way or another you're going to tie up a

word of memory: either for the local literal or for the link to the external. Given a choice, the local literal is better because it executes faster. We assume there will be a mechanism for intermodule literal pools. A literal in one module could be shared by another module if the other module was close. If the other module were not close, LINK would build two copies of the literal (one for each module). Alot of typing could be saved if these global literals could be referenced by name.

Of the 202 references to hiseg externals (type 05), 33 of them were to CPOPJ1. All of these references would be eliminated by the proposed change to the POPJ instruction.

Notes:

- 1. FILFND does not have a lowseg so all lowseg items are external. These are counted as type 02 not type 05.
- 2. References to .CP??? are counted as lowseg references despite the fact that the address involved is above 400000. The address is, however, below MONORG.
- 3. All literals are counted as "close". FILFND is smaller than 2**12 words so there would be plenty of room for the literals. There was exactly one reference to each literal.
- 4. We have assumed all externals are far but this isn't necessarily true. Some might reference a close module.
- 5. The number of references to each link would no doubt increase if a larger sample were taken. 1039 instructions, however, isn't shabby.
- 6. References to links appear to be fairly localized. A given page of listing might have numerous references to a particular link, where as the entire remainder of the module might have few if any.
- 7. It would be interesting to do a study to find out which types are executed most frequently.

Conclusions:

These conclusions are based on the existing code and do not assume the usage of any of the new instructions:

1. If the entire monitor (HISEG and LOWSEG) were loaded in the first 2**18 of memory (as it was in 701) then the only reference types that require links are 12 and 33. There would be 31 references to 19 links. The monitor would increase in size by 19 words per 1039 instructions (1.8%).

But because the word size is smaller, the net number of bits would actually decrease by 9.5%.

- 2. If the monitor's HISEG were made position independent and placed above 2**18 then reference types 05, 12, and 33 would require links. There would be 233 references to 102 links. The monitor size would increase by 102 words per 1039, or 9.8%. The size in bits, however, would decrease by 2.4%.
- 3. (The worst case) If both the monitor's HISEG and LOWSEG were loaded above 2**18, then reference types 02, 05, 12 and 33 would require links. There would be 279 references to 124 links. The monitor size would increase by 124 words per 1039, or 11.9%. The size in bits, however, would decrease by 0.5%.

5.3 Alternatives

The single most important aspect of any machine is the method of calculating the effective address. Before settling upon the current scheme, many alternatives were considered. Each has its own trade offs. Some schemes are particularly good for certain types of addressing, but not so good for others. The goal is to find a scheme that works fairly well for all the common addressing modes.

There are many objections to the scheme we have chosen. We shall discuss two of them:

5.3.1

The first drawback of the current scheme is that it can't index into an array whoose position is PC relative. Rather, it can do the index but a link word is required.

At first glance this seems like a serious drawback. The more we think about it, however, the less serious it seems.

Consider the alternatives: Instead of using AC 17 for position independent addressing we could have invented a new bit:

!1!1!1!2 !5!6!7!0	2!: 3!		3! 7!
!1!R!I!	x !	 Y	!
•	!	12 bits	!
! + ne	w bit		

The new bit, iff on, indicates position independent addressing. The current PC (or MA) is added to the effective address. The cost of this bit, however, is enormous. It chops the Y field from 13 bits to 12 bits (a 12 bit Y field means a relative address of plus or minus 2**11).

One bit may not sound like much but this particular bit is a crucial one. The size of the average REL file is somewhere between 2**11 and 2**12. Rather: files larger than 2**12 are quite rare but files larger than 2**11 are common.

Moreover, we do not expect that the need for position independent indexing will be a great one:

It is expected that only subroutines will use position independent addressing. The main program will be loaded in the lowest 2**18 of memory. Subroutines will be loaded above 2**18. Subroutines will use position independent addressing, the main program will not.

It is also expected that very few subroutines will have arrays of their own. Most subroutines will have arrays passed to them as arguments (actually only the address of the array is passed). Thus the subroutine can't do normal indexing anyway. Position independent indexing is not needed.

There are, however, a few subroutines that do have arrays of their own. But efficiency dictates that the array should be allocated on the stack:

Consider a program with X subroutines. Assume that the branching factor is N (i.e. that the typical subroutine calls N other subroutines). The value of N varies greatly but is typically greater than 2. At any given instant only LOGn(X) subroutines are active (LOG base N.of X). program allocates the arrays statically, then the amount of space used is Y*X (where Y is the average array space per the arrays are allocated however, subroutine). If, dynamically then the amount of space used is Y*LOGn(X). This can result is a tremendous savings in space. Thus it is expected that most subroutines will allocate their arrays dynamically (this also means that the size of the array can be passed to the subroutine as an argument. The subroutine doesn't have to reserve extra space for the worst possible case). Given that the arrays are allocated dynamically, the subroutine cannot do normal indexing. The ability to do PC relative indexing would not be of any help.

"Own variables" are the one exception to this rule. Own variables are those variables belonging to a subroutine which are preserved from one invocation to the next.

Clearly own variables cannot be allocated on the stack. But own variables are fairly rare and own arrays are even rarer.

5.3.2

The second drawback of the current effective address scheme is that we "loose" a register (register 17). The loss is a serious one. We are not proud of it.

May we point out, however, that even the PDP10 looses a register when it does position independent addressing. Consider the following PDP10 program (a typical case):

MOVSI T1, (JRST (X))

JSP X,T1 PHASE 0

• • •

FOO: ...

FOO(X)

DEPHASE

JRST

Register X is dedicated for the soul purpose of position independent addressing. It cannot be used for anything else. It is effectively lost.

Note that on the new machine, however, we don't loose the register completely. Its just that we can't use it for indexing. It's still available for all other uses.

Moreover, consider the dilemma faced by DDT. On the PDP10 DDT tries to type out the instruction:

JRST n(X)

DDT does not know what value register X will have when the instruction is ultimately executed. Therefore DDT can't type the symbolic name of the location being referenced.

On the new machine, however, DDT knows exactly what is meant by

JRST n(17)

The usage of register 17 is precisely defined by the hardware and DDT knows this. DDT can therefore convert to a symbolic name.

OPCODE List

The following is a list of opcode assignments (sorted by number).

Note: In cases where several mneumonics are listed for the same opcode, the one which is listed first is the prefered name.

Opcode	PDP10	New Machine (if different than PDP10)
000 1-30 031 032 033 034 035 036 037 40-77	illegal LUUO LUUO LUUO LUUO LUUO LUUO LUUO LUU	XOP (exec only) UMAP (exec only) MAP (exec only) PHYLDB (exec only) PHYDPB (exec only) ULDB (exec only) UDPB (exec only)
100	UJEN	IDV
101	-	IDVI
102 103	GFAD GFSB	TFAD TFSB
104	JSYS	LDBX
105	ADJSP	
106	GFMP	TFMP
107	GFDV	TFDV
110 111	DFAD DFSB	
112	DFMP	
113	DFDV	
114	DADD	
115	DSUB	
116	DMUL	
117 120	DDIV DMOVE	
121	DMOVN	
122	FIX	
123	EXTEND	EA
124	DMOVEM	
125	DMOVNM	
126 127	FIXR FLTR	FLT, FLTR
130	UFA	TMOVE
131	DFN	TMOVEM
132	FSC	
133	IBP+ADJ	BP
134 135	ILDB LDB	
136	IDPB	
137	DPB	
140	FAD	BUS

BUSM BUSB FAD, FADR FADI, FADRI FADM, FADRM FADB, FADRB IVID IVIDI IVIDI IVIDM IVIDB FSB, FSBR FSBI, FSBRB FSBB, FSBRB PADD PADDI PSUB PSUBI FMP, FMPR FMPI, FMPRI FMPM, FMPRM FMPB, FMPRB PMUL PMULI PDIV PDIVI FDV, FDVR FDVI, FDVRI FDVM, FDVRM FDVB, FDVRB MOVE, SETMI, SETZ, SETZI MOVEM, SETAM, SETAB MOVES, SKIP, HLLS, HRRS

```
227
        MULB
230
         IDIV
         IDIVI
231
         IDIVM
232
                  IDIVM, IDVM
233
         IDIVB
234
         DIV
235
         DIVI
236
         DIVM
237
         DIVB
240
         ASH
241
         ROT
242
         LSH
243
         JFFO
244
         ASHC
         ROTC
245
246
         LSHC
247
                  PMOVEM
         EXCH
250
                  DPBI
251
         BLT
                  AOBJGE, AOBJP
252
         AOBJP
                  AOBJL, AOBJN
253
         AOBJN
                  (an ACOP)
254
         JRST
255
         JFCL
                  BAOS (an ACOP)
                  (an ACOP)
         XCT
256
                  I LDBA
         MAP
257
260
         PUSHJ
261
         PUSH
262
         POP
263
         POPJ
264
                  ILDBW
         JSR
265
         JSP
266
         JSA
267
         JRA
270
         ADD
271
         ADDI
272
         ADDM
273
         ADDB
274
         SUB
275
         SUBI
         SUBM
276
277
         SUBB
                  CAI, TRN, TLN, TDN, TSN, JUMP, CAM, SETA, SETAI, SETMM, BLN, BRN
300
         CAI
                  DSKP, TSKP, QSKP, HSKP, JFCL
         CAIL
301
302
         CAIE
303
         CAILE
                  CAIA, TRNA, TLNA, TDNA, TSNA, CAMA, BLNA, BRNA,
         CAIA
304
                  DSKPA, TSKPA, QSKPA, HSKPA
305
         CAIGE
306
         CAIN
307
         CAIG
                  MOVEIA
310
         CAM
311
         CAML
312
         CAME
```

```
CAMLE
313
                  PUSHI
314
         CAMA
         CAMGE
315
316
         CAMN
         CAMG
317
320
         JUMP
                  FPUSHI
321
         JUMPL
322
         JUMPE
323
         JUMPLE
324
         JUMPA
                  ILDBL
325
         JUMPGE
326
         JUMPN
327
         JUMPG
                  IDPBA
330
         SKIP
                  SKIPL, DSKPL, TSKPL, QSKPL, HSKPL
331
         SKIPL
332
         SKIPE
333
         SKIPLE
334
         SKIPA
                  SKIPGE, DSKPGE, TSKPGE, QSKPGE, HSKPGE
335
         SKIPGE
336
         SKIPN
337
         SKIPG
340
         AOJ
341
         AOJL
342
         AOJE
         AOJLE
343
344
         AOJA
345
         AOJGE
346
         AOJN
347
         AOJG
350
         AOS
351
         AOSL
352
         AOSE
353
         AOSLE
354
         AOSA
355
         AOSGE
356
         AOSN
357
         AOSG
360
         SOJ
361
         SOJL
362
         SOJE
363
         SOJLE
364
         SOJA
365
         SOJGE
366
         SOJN
367
         SOJG
370
         SOS
371
         SOSL
372
         SOSE
373
         SOSLE
374
         SOSA
375
         SOSGE
376
         SOSN
377
         SOSG
400
         SETZ
                  EOP
```

	anma t	EN COLLET
401	SETZI	FMOVEI
402	SETZM	
403	SETZB	
404	AND	•
405	ANDI	
406	ANDM	
407	ANDB	
410	ANDCA	
411	ANDCAI	
412	ANDCAM	
413	ANDCAB	00
414	SETM	QPUSH
415	SETMI	QPOP
416	SETMM	HPUSH
417	SETMB	IDPBW
420	ANDCM	PLDB
421	ANDCMI	PDPB
	,	PUPB
422	ANDCMM	
423	ANDCMB	
424	SETA	DPUSH
425	SETAI	TPUSH
426	SETAM	DPOP
427	SETAB	TPOP
430	XOR	XOR, TDC
		·
431	XORI	PUSHZ
432	XORM	
433	XORB	
434	OR	OR,TDO
435	ORI	IDPBL
436	ORM	
437	ORB	•
440	ANDCB	NOR, ANDCB
441	ANDCBI	NORI, ANDCBI
442	ANDCBM	NORM, ANDCBM
443	ANDCBB	NORB, ANDCBB
444	EQV	
445	EQVI	
446	EQVM	
447	EQVB	٠.
		חגשם
450	SETCA	PFAD
451	SETCAI	PFADI
452	SETCAM	
453	SETCAB	
454	ORCA	
455	ORCAI	
456	ORCAM	
457	ORCAB	
460	SETCM	
461	SETCMI	
462	SETCMM	PADDM
463	SETCMB	
464	ORCM	
465	ORCMI	and the second
466	ORCMM	

467	ORCMB	
470	ORCB	NAND, ORCB
471	ORCBI	NANDÍ, ORCBI
	- 1	MANDY ORCEY
472	ORCBM	NANDM, ORCBM
473	ORCBB	NANDB, ORCBB
474	SETO	PFSB
475	SETOI	PFSBI
		TIGBI
476	SETOM	
477	SETOB	
500	HLL	
501	HLLI	
	HLLM	
502		
503	HLLS	PFADM
504	HRL	
505	HRLI	
506	HRLM	
507	HRLS	
510	HLLZ	
511	\mathtt{HLLZI}	
512	HLLZM	
513	HLLZS	
514	HRLZ	
515	HRLZI	•
516	HRLZM	
517	HRLZS	
520	HLLO	
521	HLLOI	
522	HLLOM	
523	HLLOS	
524	HRLO	
525	HRLOI	
526	HRLOM	
527	HRLOS	
530	HLLE	
531	HLLEI	
532	HLLEM	
533	HLLES	
534	HRLE	
535	HRLEI	
536	HRLEM	
537	HRLES	
540	HRR	
541	HRRI	
542	HRRM	
		LDDA
543	HRRS	LDBA
544	HLR	
545	HLRI	
546	HLRM	
547	HLRS	
550	HRRZ	
551	HRRZI	
552	HRRZM	
553	HRRZS	
554	HLRZ	

555 556 557 561 562 563 564 565 571 571 572	HLRZI HLRZM HLRZS HRRO HRROI HRROM HRROS HLRO HLROM HLROS HLROM HLROS HRRE HRREI HRREI HRREM HRRES HLRE	
575 576	HLREI HLREM	
577	HLRES	
600 601 602	TRN TLN TRNE	TRU TLU
603 604	TLNE TRNA	TRNU
605	TLNA	TLNU
606	TRNN TLNN	
607 610	TDN	TDU
611	TSN	LDBW
612 613	TDNE TSNE	•
614	TDNA	TDNU
615	TSNA	LDBL
616	TDNN	
617 620	TSNN TRZ	TRZ, ANDCMI
621	TLZ	11(2),111(3)
622	TRZE	
623 624	TLZE TRZA	, , ,
625	TLZA	
626	TRZN	
627	TLZN	and moch
630 631	TDZ TSZ	TDZ, ANDCM
632	TDZE	
633 634	TSZE	
635	TDZA TSZA	
636	TDZN	
637	TSZN	mna vont
640 641	TRC TLC	TRC, XORI
642	TRCE	

643	TLCE	
66666666666666666666666666667777777777	TLCE TRCA TLCA TLCN TLCN TLCN TCC TSC TDCE TSCE TSCA TDCN TSCN TRO TLO TROE TLOE TROA TLOA TRON TLON TLON TOO TSOE TSOE TDOA TSON TSON	DPBW PFMP PFMPI BLNE BRNE PFDV PFDVI BLNN BRNN BLZ BRZ BLZE BRZE BLZA BRZN BRZN BLC BRC
716 717 720		BLZN BRZN BLC

731	_	BRO
732	_	BLOE
733	_ ,	BROE
734		BLOA
735	_	BROA
736	-	BLON
737	_	BRON
740	- - -	DPBL
741	_	HPOP
742	_	QMOVE
743	_	QMOVEM
744	_	HMOVE
745		HMOVEM
746	-	CAD
747	_	CSB
750	_	CMP
751	_	CDV
752	<u>-</u>	DCAD
753	_	DCSB
754	-	DCMP
755	-	DCDV
756	-	TCAD
757	-	TCSB
760	-	TCMP
761	-	TCDV
762-776		spare
777	illegal	

Opcode 031: (XOP - Exec only)

AC	Name	
0	XJSR	
1	XRET	
2	XPCW	
3	XDIS	
4-17	spare	

Opcode 254:

AC	Name
0	JRST
1	PORTAL
2	DSKPE
3	DSKPLE

4	\mathtt{HALT}
5	JSR
6	DSKPN
7	DSKPG
10	QSKPE
11	QSKPN
12	TSKPE
13	TSKPLE
14	HSKPE
15	HSKPN
16	TSKPN
17	TSKPG

Opcode 255:

AC	Name
0	BAOS
1	BAOSL
2	BAOSE
3	BAOSLE
4	BAOSA
5	BAOSGE
6	BAOSN
7	BAOSG
10	BSOS
11	BSOSL
12	BSOSE
13	BSOSLE
14	BSOSA
15	BSOSGE
16	BSOSN
17	BSOSG

Opcode 256:

AC	Name
0	XCT
1	SSTEP
2	spare
3	BLT
4	BBLT
5	SETCMM
6	DECBP
7	EXTEND

10	IBPA
11	IBPW
12	IBPL
13	DSETZM
14	TSETZM
15	QSETZM
16	HSETZM
17	spare

Opcode 400: (EOP)

0 14 TCNEG 0 15-17 spare 0 20 CIDI 0 21 CIF 0 22 CIDF 0 23 CITF 0 24 CDII 0 25 CDIF 0 26 CDIDF 0 27 CDITF 0 30 CFI 0 31 CFDI 0 32 CFDF 0 33 CFTF 0 33 CFTF 0 34 CDFI 0 35 CDFDI 0 36 CDFF 0 37 CDFTF 0 40 CTFI 0 41 CTFDI 0 42 CTFF 0 43 CTFDF	Group	Func	Name
0 40 CTFI 0 41 CTFDI 0 42 CTFF 0 43 CTFDF		 0 1 2 3 4 5 6 7 10 11 12 13 14 15-17 20 21 22 23 24 25 26 27 30 31 32 33 34	spare DSETZ TSETZ QSETZ HSETZ Spare Spare NEG DNEG TNEG CNEG DCNEG TCNEG CIDI CIF CIDF CIDF CDII CDIF CDITF CDITF CFDI CFDI CFDF CFTF CDFI CDFDI
0 40 CTFI 0 41 CTFDI 0 42 CTFF 0 43 CTFDF	0	35	CDFDI
0 40 CTFI 0 41 CTFDI 0 42 CTFF 0 43 CTFDF	0	36 37	
0 42 CTFF 0 43 CTFDF	0	40	CTFI
0 43 CTFDF	0		
	0	42	
TO U KSKP	0	43	
10 1 868111	10	U 1	KSKPL
10 1 KSKPE 10 2 KSKPE	10	2	

10	KSKPLE KSKPA KSKPGE KSKPN KSKPGE KSKPN KSKPG KIF KIF KIF KIF KIDF KITF KDSKPL KDSKPLE KDSKPA KDSKPA KDSKPO KFAD KFSB KFAD KFSB KFAD KFSB KFVD KADD KSET KAND KDOM KDFI KSETZ KAND KSETO KSET1 KSCR KOR
20 1 20 2 20 3 20 4 20 5 20 6 20 7 21 0 21 1 21 2 21 3 21 4 21 5 21 10 21 11 21 12 21 13 21 14 21 15 21 16 21 17 21 20 21 21 21 21 21 22 21 23 21 24 21 25 21 26 21 27 21 30 21 31 21 32	KDSKPL KDSKPE KDSKPA KDSKPA KDSKPG KDSKPN KDSKPG KFAD KFSB KFMP KFDV KFBS KFVD KADD KSUB KMUL KDIV KBUS KVID KMOD KDOM KDFI KDFF KSETZ KAND KANDC1 KSET0 KANDC0 KSET1 KXOR

22 23	1 0	KCNEG KDFTF
30	0	KTSKP
30 30	1 2 3 4	KTSKPL KTSKPE
30	3	KTSKPLE
30 30	4 5	KTSKPA KTSKPGE
30	5 6	KTSKPN
30 31	7 0	KTSKPG KTFI
31	1	KTFF
32 33	0 0	KTFDF KTNEG
40	0	KQSKP
40	1	KQSKPE
40 40	3	KQSKPA KQSKPN
42	0	KDFAD
42 42	2	KDFSB KDFMP
42	3	KDFDV
42 42	0 1 2 3 0 1 2 3 4 5 6 7	KDFBS KDFVD
42	6	KCAD
42 42	10	KCSB KCMP
42	10	KCDV
42 42	12 13	KCBS KCVD
44		KDCNEG
60 60	0 0 1 2 3 0	KHSKP KHSKPE
60	2	KHSKPA
60 63	3 0	KHSKPN KTFAD
63		KTFSB
63 63	2	KTFMP KTFDV
63	2 3 4 5 0	KTFBS
63 66	5 0	KTFVD KTCNEG
72	-	KILL
73 74	_	SWAP RST
75	 ,	SAV
76 76	0 1	KDCAD KDCSB
76	2	KDCMP
76 76	3	KDCDV KDCBS
76	5	KDCVD
77 77	- 0 1 2 3 4 5 0	KTCAD KTCSB
	-	

77	2	KTCMP
77	3	KTCDV
77	4	KTCBS
77	5	KTCVD

EXTEND: (Opcode 256-7)

Name	
SMOVE	
SCOMPL	
SCOMPE	
SDIV2	
SDIV3	
ASMOVE	
CNS	11 - 1 to 12
CTB	
CFB	
VMULZ	
	SMOVE BSMOVE CONCAT SRCHE SRCHN SPATE SPATN SCOMP SCOMPLE SCOMPLE SCOMPA SCOMPGE SCOMPN SCOMPG SADD2 SADD3 SSUB2 SSUB2 SSUB3 SMUL2 SMUL3 SDIV2 SDIV3

201-5	VMUL3
201-6	VDIV2
201-7	VDIV3
201-10	VFAD2
201-11	VFAD3
201-12	VFSB2
201-13	VFSB3 VFMP2
201-14	VFMP3
201-16	VFDV2
201-17	VFDV3
201-20	VDFAD2
201-21	VDFAD3
201-22	VDFSB2
201-23	VDFSB3
201-24	VDFMP2
201-25	VDFMP3 VDFDV2
201 20	VDFDV3
201-30	VTFAD2
201-31	VTFAD3
201-32	VTFSB2
201-15 201-16 201-17 201-20 201-21 201-22 201-23 201-24 201-25 201-26 201-27 201-30 201-31 201-32	VTFSB3
201-34	VTFMP2
201-34 201-35 201-36	VTFMP3 VTFDV2
201-30	VTFDV3
201-37 201-40	VCAD2
201-41	VCAD3
201-42	VCSB2
201-43	VCSB3
201-44	VCMP2
201-45	VCMP3
201-46	VCDV2 VCDV3
201-47 201-50 201-51	VDCAD2
201-51	VDCAD3
201-52	VDCSB2
201-53	VDCSB3
201-54	VDCMP2
201-55	VDCMP3
201-56	VDCDV2
201-57	VDCDV3 VTCAD2
201-61	VTCAD3
201-62	VTCSB2
201-63	VTCSB3
201-64	VTCMP2
201-54 201-55 201-56 201-57 201-60 201-61 201-62 201-63 201-64 201-65 201-66 201-67 202-0 202-1	VTCMP3
201-66	VTCDV2
202-0 201-6/	VTCDV3 VADD
202-0	VADD
202 1	ALION

202-2 VFAD

202-3	VFMP
202-4	VDFAD
202-5	VDFMP
202-6	VTFAD
202-7	VTFMP
202-10	VCAD
202-11	VCMP
202-12	VDCAD
202-13	VDCMP
202-14	VTCAD
202-15	VTCMP
203	POLY
204	DPOLY
205	TPOLY
206	MAT
207	FMAT
210	DFMAT
211	TFMAT
212	CMAT
213	DCMAT
214	TCMAT

OPCODE List

The following is a list of opcode assignments (sorted by name).

	N		D	DDD10 ODCODE
Mama	New	•	Page Num	PDP10 OPCODE (if different from new machine)
Name	OPCODE		Num	(II different from new machine)
ADD	270Bl0			
ADDB	273B10			
ADDI	271B10			
ADDM	272B10			
ADJBP	133B10		56	
ADJSP	105B10		44	
AND	404B10			
ANDB	407B10			
ANDCA	410B10			
ANDCAB	413B10			
ANDCAI	411B10			
ANDCAM	412B10			
ANDCB	440Bl0			
ANDCBB	443B10			•
ANDCBI	441B10			
ANDCBM	442B10			
ANDCM	630B10		14	420B10
ANDCMB	423B10			401710
ANDCMI	620Bl0		14	421B10
ANDCMM	422B10			
ANDI	405B10 406B10			
ANDM AOBJGE	252B10		16	
AOBJL	253B10 253B10		16	
AOBJN	253B10 253B10		. 10	
AOBJP	252B10			
AOJ	340B10			
AOJA	344B10			
AOJE	342B10			
AOJG	347B10			
AOJGE	345B10 ·			
AOJL	341B10			
AOJLE	343B10			
AOJN	346B10			
AOS	350B10			
AOSA	354B10			
AOSE	352B10			
AOSG	357B10			
AOSGE	355B10			
AOSL	351B10			
AOSLE	353B10			
AOSN	356B10		109	
ASC ASCA	112B10 ASC 4,		109	n <u>a</u> na manaka
ASCE	ASC 4, ASC 2,		109	
ASCE	ASC 7,		109	
AUCU	AUC /		100	

ASCGE	ASC 5,	109	
ASCL	ASC 1,	109	
ASCLE	ASC 3,	109	
ASCN	ASC 6,	109	
		109 107 55 55 55 55 55 55 55 23 23 23 23 23 23	
BLO	730B10	23	
BLOA	734B10	23	
BLOE	732B10	23	
BLON	736B10	23	
BLT	XCT 3,	42	251B10
BLZ	710B10	23	-
BLZA	714B10	23	-
BLZE	712B10	23	-
BLZN	716B10	23	-
BRC	721B10	23	
BRCA	725B10	23	
BRCE	723B10	23	
BRCN	727B10	23	
BRNA BRNE BRNN	300B10 304B10 703B10 707B10 731B10	23 23 23 23 23	
BRO BROA BROE BRON BRZ	735B10 735B10 733B10 737B10 711B10	23 23 23 23	
BRZA	715B10	23	- 100 m
BRZE	713B10	23	
BRZN	717B10	23	
BSMOVE	002B10	73	
BSOSA BSOSE BSOSG	BAOS 10, BAOS 14, BAOS 12, BAOS 17,	55 55 55 55	

BSOSGE BSOSL BSOSLE BSOSN BUS BUSB BUSI BUSM CAD CAI CAIA	BAOS 15, BAOS 11, BAOS 13, BAOS 16, 140B10 143B10 141B10 142B10 746B10 300B10 304B10 302B10 307B10	55 55 55 55 28 28 28 28 63	-
CAIGE CAILE CAIN CAM CAMA CAME CAMG CAMGE CAMGE CAML	305B10 301B10 303B10 306B10 300B10 304B10 312B10 317B10 315B10 311B10 313B10	14 14	310B10 314B10
CAMLE CAMN CDFDI CDFF CDFTF CDIDF CDIF CDITF CDITF CDITF CFB CFDF CFDF CFDF CIDF CIDF CIDF CIDF CIDF	313B10 316B10 EOP 35 EOP 36 EOP 34 EOP 37 EOP 26 EOP 25 EOP 24 EOP 27 751B10 114B10 EOP 32 EOP 31 EOP 30 EOP 33 EOP 22 EOP 20 EOP 21 EOP 23 212B10 750B10 EOP 12 111B10 003B10 747B10 113B10 EOP 43 EOP 43 EOP 42 EOP 42 EOP 42 EOP 40	71 71 71 71 71 71 71 71 71 71 71 71 71 7	

DADD DCAD DCAD DCAD DCAD DCDV DCMAT DCMP DCNEG DCSB DDIV DECBP DFAD DFDV DFMAT DFMP DFSB DIVI DIVM DMOVEM DMOVEM DMOVN DMOVEM DPBL DPBW DPOP DPUSH DSETZ DSETZM DSKPA DSKPA DSKPA DSKPA DSKPA DSKPA DSKPA DSKPC DSKPLE DSKPN DSUB EA EOP EQV EQVB EQVI EQVM	114B10 752B10 755B10 213B10 754B10 EOP 13 753B10 117B10 XCT 6, 110B10 113B10 210B10 112B10 121B10 234B10 235B10 235B10 236B10 124B10 125B10 126B10 127B10 650B10 251B10 740B10 670B10 251B10 424B10 424B10 424B10 424B10 426B10 42	44 63 63 63 63 64 57 62 62 64 44 44 44 44 44 44 44 44 44 44 44 44	
EXCH EXTEND	250B10 XCT 7,	72	123B10
FAD FADB	144B10 147B10	62 62	140B10 143B10
FADI	145B10	62	

FADM	146B10		62	142B10
FADR	144B10		62	
FADRB	147B10		62	
FADRI	145B10		62	
FADRM	146B10		62	•
FDV	174B10		62	170B10
FDVB	177B10		62	173B10
FDVI FDVM	175B10		62	-
FDVM FDVR	176B10 174B10		62 62	172 B 10
FDVRB	177B10		62 62	
FDVRI	175B10		62	
FDVRM	176B10		62	
FIX	122B10		02	
FIXR	126B10			
FLT	127B10		16	_
FLTR	127B10			
FMAT	207B10		96	-
FMOVEI	401B10		64	_
FMP	164B10		62	160B10
FMPB	167B10		62	163B10
FMP I	165B10 166B10		62	160710
FMPM FMPR	164B10		62 62	162B10
FMPRB	164B10 167B10		62	
FMPRI	165B10		62	
FMPRM	166B10		62	
FPUSHI	320B10		115	-
FSB	154B10		62	150B10
FSBB	157B10		62	153B10
FSBI	155 B 10		62	-
FSBM	156B10		62	152B10
FSBR	154B10		62	
FSBRB	157B10		62	
FSBRI FSBRM	155B10 156B10	***	62 62	
FSC	132B10		02	
HALT	JRST 4,			*
HLL	500B10			
HLLE	530B10			
HLLEI	531B10			
HLLEM	532B10			
HLLES	533B10			
HLLI	501B10			
HLLM	502B10			
HLLO	520B10			
HLLOI HLLOM	521B10 522B10			
HLLOS	522B10 523B10			
HLLS	203B10		14	503B10
HLLZ	510B10		+ 1	202010
HLLZI	511B10			
HLLZM	512B10			
HLLZS	513B10			

HLR HLRE HLREI HLREM HLRES HLRI HLRM HLRO HLROI HLROM HLROS HLRS HLRZ HLRZI HLRZM HLRZS HMOVE	544B10 574B10 575B10 576B10 577B10 545B10 545B10 564B10 565B10 567B10 547B10 554B10 555B10 556B10 557B10 744B10	65	
HMOVEM HPOP	745B10 741B10	65 114	, - , - '' '
HPUSH	416B10	114	-
HRLE HRLE	504B10 534B10		
HRLEI	535B10		
HRLEM	536B10		
HRLES HRLI	537B10 505B10		
HRLM	506B10		
HRLO	524B10		
HRLOI HRLOM	525B10 526B10		
HRLOS	527B10		
HRLS	507B10		
HRLZ HRLZI	514B10 515B10		
HRLZM	516B10		
HRLZS HRR	517B10 540B10		
HRRE	570B10		
HRREI	571B10		
HRREM HRRES	572B10 573B10		
HRRI	541B10		
HRRM	542B10		
HRRO HRROI	560B10 561B10		
HRROM	562B10		
HRROS	563B10	7.4	E 4 2 D 1 O
HRRS HRRZ	203B10 550B10	14	543B10
HRRZI	551B10		
HRRZM	552B10		
HRRZS HSETZ	553B10 EOP 4	68	
HSETZM	XCT 16,	68	<u>-</u> ' ': : : :

HSKP HSKPA HSKPE HSKPGE HSKPL HSKPN IBP	300B10 304B10 JRST 14, 335B10 331B10 JRST 15, 133B10	67 67 67 67 67	- - - - -
IBPA IBPL IBPW IDIV IDIVB IDIVI	XCT 10, XCT 12, XCT 11, 230B10 233B10 231B10	52 52 52	-
IDIVM IDPB IDPBA IDPBL IDPBW IDV IDVI	232B10 136B10 330B10 435B10 417B10 100B10 101B10	52 52 52 52 30 30	- - - -
IDVM ILDB ILDBA ILDBL ILDBW IMUL	232B10 134B10 257B10 324B10 264B10 220B10	30 52 52 52 52 52	- · · · · · · · · · · · · · · · · · · ·
IMULB IMULI IMULM IVID IVIDB IVIDI IVIDI	223B10 221B10 222B10 150B10 153B10 151B10 152B10	29 29 29 29	- - - - - - - - -
JFCL JFFO JRA JRST JSA	300B10 243B10 267B10 254B10 266B10	48 45 45	255B10
JSP JSR JUMP JUMPA JUMPE JUMPG	265B10 JRST 5, 300B10 254B10 322B10 327B10	45 45 14 47	264B10 320B10
JUMPGE JUMPLE JUMPN KADD KAND KANDCO KANDC1	325B10 321B10 323B10 326B10 EOP 10406 EOP 10421 EOP 10424 EOP 10422	112 124 124 124	
KBUS KCAD	EOP 10422 EOP 10412 EOP 21006	112 113	- -

			1.4		
KCBS	EOP	21012		113	- :
KCDV	EOP	21011		113	, - .
KCMP	EOP	21010		113	_
KCNEG	EOP	11001		125	_
KCSB	EOP			113	_
KCVD	EOP			113	
				113	_
KDCAD	EOP				_
KDCBS	EOP			113	_
KDCDV	EOP			113	_
KDCMP	EOP			113	-
KDCNEG	EOP			125	_
KDCSB	EOP			113	_
KDCVD	EOP			113	-
KDFAD	EOP			113	-
KDFBS	EOP	21004		113	T
KDFDV	EOP	21003		113	-
KDFF	EOP	10417		126	-
KDFI	EOP			126	-
KDFMP	EOP			113	_
KDFSB	EOP			113	_
KDFTF	EOP			126	_
KDFVD	EOP			113	_
	EOP			112	_
KDIV				125	_
KDNEG	EOP			112	
KDOM	EOP				-
KDSKP	EOP			122	_
KDSKPA	EOP			122	
KDSKPE	EOP			122	_
KDSKPG	EOP			122	
KDSKPGE	EOP			122	-
KDSKPL	EOP			122	-
KDSKPLE	EOP			122	-
KDSKPN	EOP			122	. = -
KEQV	EOP	10431		124	-
KFAD	EOP	10400		113	-
KFBS	EOP	10404		113	
KFDF	EOP	5001		126	_
KFDV	EOP		÷	113	-
KFI	EOP			126	=
KFMP	EOP			113	-
KFSB	EOP			113	_
KFTF	EOP			126	
KFVD	EOP			113	.
KHSKP	EOP			122	_
				122	_
KHSKPA	EOP			122	_
KHSKPE	EOP			122	_
KHSKPN	EOP				_
KIDF	EOP			126	
KIF	EOP			126	_
KILL	EOP			128	· <u>-</u>
KITF	EOP			126	_
KMOD	EOP			112	
KMUL	EOF			112	i .—.
KNAND	EOF	10436		124	-

KNEG	EOP	4400	125	_
KNOR		10430	124	_
KOR		10427	124	_
		10427	124	_
KORC0				
KORCl	EOP	10433	124	-
KQSKP		20000	122	-
KQSKPA	EOP	20002	122	_
KQSKPE	EOP	20001	122	-
KQSKPN	EOP	20003	122	
KSET0	EOP	10423	124	
KSET1	EOP	10425	124	-
KSETC0	EOP	10434	124	_
KSETC1		10432	124	_
KSETO		10437	124	_
KSETZ	EOP	10420	124	_
KSKP		4000	122	-
KSKPA		4004	122	_
		4004	122	_
KSKPE	EOP			_
KSKPG	EOP	4007	122	
KSKPGE	EOP	4005	122	-
KSKPL	EOP	4001	122	-
KSKPLE	EOP	4003	122	_
KSKPN	EOP	4006	122	-
KSUB	EOP	10407	112	-
KTCAD	EOP	37400	113	_
KTCBS	EOP	37404	113	_
KTCDV	EOP	37403	113	_
KTCMP	EOP	37402	113	_
KTCNEG	EOP	33000	125	_
KTCSB	EOP	37401	113	_
KTCVD	EOP	37405	113	_
KTFAD	EOP	31400	113	
KTFBS	EOP		113	
		15000	126	_
KTFDF			113	
KTFDV	EOP	31403		
KTFF		14401	126	_
KTFI	EOP	14400	126	. -
KTFMP	EOP	31402	113	_
KTFSB	EOP	31401	113	-
KTFVD	EOP	31405	113	-
KTNEG	EOP	15400	125	_
KTSKP	EOP	14000	122	_
KTSKPA	EOP	14004	122	-
KTSKPE	EOP	14002	122	-
KTSKPG	EOP	14007	122	_
KTSKPGE	EOP	14005	122	, _
KTSKPL	EOP	14001	122	_
KTSKPLE	EOP	14003	122	
KTSKPN	EOP	14005	122	_
KVID	EOP	10413	112	_
and the second of the second o		10413	124	_
KXOR	EOP			_
LDB	135E		52	
LDBA	543E		52	
LDBL	615E	3TO	52	-

LDBX 10 LSH 24 LSHC 24 MAP 03 MAT 20 MOVE 20 MOVEI 20 MOVEIA 31 MOVEM 20 MOVES 20 MOVM 21 MOVMI 21 MOVMI 21 MOVMI 21 MOVNS 21 MOVNS 21 MOVNS 20 MOVS 2	4B10 2B10 6B10 3B10 6B10 0B10 1B10 0B10 2B10 3B10 4B10 5B10 6B10 7B10 3B10 4B10 7B10 5B10 6B10 7B10 5B10 6B10 7B10 3B10 4B10 7B10 5B10 6B10 7B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 2B10 3B10 1B10 3B10 1B10 2B10 3B10 4B10 7B10 3B10	52 54 96 14 14 14 44 44 44 44 46 16 16 16 16 16 16		
ORCMI 46	55B10 56B10			
ORI 66	50B10 86B10	14	435B10	
PADD 16	50B10 51B10	116 116		

21221	4 C 2 D 1 O	110	_
PADDM	462B10 172B10	118 116	_
PDIV PDIVI	172B10 173B10	116	- -
PDIVI	421B10	119	_
PFAD	450B10	117	_
PFADI	451B10	117	_
PFADM	503B10	118	_
PFDV	704B10	117	_
PFDVI	705B10	117	_
PFMP	700B10	117	_
PFMPI	701B10	117	_
PFSB	474B10	117	-
PFSBI	475B10	117	-
PHYDPB	035B10	59	-
PHYLDB	034B10	59	-
PLDB	420B10	119	-
PMOVEM	247B10	120	-
PMUL	170B10	116	-
PMULI	171B10	116 95	_
POLY	203B10 262B10	95	
POP POPJ	263B10	43	
PORTAL	JRST 1,	78	
PSAV	EOP 40000	37	_
PSAVE	EOP 600000	40	_
PSUB	162B10	116	-
PSUBI	163B10	116	
PUPJ	EOP 4403	121	_
PUSH	261B10	2.2	
PUSHI	314B10	20	_
PUSHJ	260B10	45 118	
PUSHZ OMOVE	431B10 742B10	65	_
QMOVE QMOVEM	742B10 743B10	65	
QPOP	415B10	114	_
QPUSH	414B10	114	_
QSETZ	EOP 3	68	
QSETZM	XCT 15,	68	_
QSKP	300B10 ·	67	-
QSKPA	304B10	67	1 -
QSKPE	JRST 10,	67	_
QSKPGE	335B10	67	-
QSKPL	331B10	67	
QSKPN	JRST 11,	67	_
REST	EOP 400000	39	_
ROT	241B10 245B10		
ROTC RST	EOP 36000	36	_
SADD2	100B10	102	_
SADD2 SADD3	101B10	102	_
SAV	EOP 36400	35	_
SAVE	EOP 200000	38	
SCOMP	010B10	77	_
SCOMPA	014B10	77	_

SCOMPE SCOMPG SCOMPGE SCOMPL SCOMPN SDIV2 SDIV3 SETA SETAB SETAI SETAM SETAM SETCA SETCAB SETCAB	012B10 017B10 015B10 011B10 013B10 016B10 106B10 107B10 300B10 202B10 300B10 202B10 32001017777 453B10 452B10	77 77 77 77 77 77 102 102 14 14 14	- - - - - 424B10 427B10 425B10 426B10
SETCM SETCMB	460B10 463B10		
SETCMI	461B10	4.7	462010
SETCMM SETM	XCT 5, 200Bl0	47 14	462B10 414B10
SETMB	200B10	14	417B10
SETMI	201B10	14	415B10
SETMM SETO	300B10 20041017777	14 46	416B10 -
SETOB	477B10		
SETOM	476B10	41	400710
SETZ SETZB	201B10 403B10	14	400B10
SETZI	201B10	14	401B10
SETZM	402B10	41	
SKIP	203B10	14	330B10
SKIPA SKIPE	334B10 332B10		
SKIPG	337B10		
SKIPGE	335B10		
SKIPL SKIPLE	331B10 333B10		
SKIPLE	336B10		 Section 1. Section 1
SMOVE	001B10	73	. -
SMUL2	104B10	102	. -
SMUL3 SOJ	105B10 360B10	102	
SOJA	364B10		
SOJE	362B10		
SOJG	367B10		
SOJGE SOJL	365B10 361B10		
SOJLE	363B10		
SOJN	366B10		
SOS	370B10 374B10		
SOSA SOSE	374B10 372B10		
SOSG	377B10		
SOSGE	375B10		

SOSL SOSLE SOSN SPATE SPATN SRCHE SRCHN SSTEP SSUB2 SSUB3 SUB SUBB	371B10 373B10 376B10 006B10 007B10 004B10 005B10 XCT 1, 102B10 103B10 274B10	76 76 75 75 25 102	- - - -
SUBI SUBM SWAP TCAD TCDV TCMAT TCMP TCNEG TCSB TDC	275B10 276B10 EOP 35400 756B10 761B10 214B10 760B10 EOP 14 757B10 430B10 654B10	127 63 63 96 63 69 63 14 48	- - - - - - 650B10
TDCE TDCN TDN TDNA TDNE TDNN TDNU TDO TDOA TDOE	652B10 656B10 300B10 304B10 612B10 616B10 614B10 434B10 674B10 672B10	48 48 14 48 48 21 14 48	610B10 614B10 - 670B10
TDON TDU TDZ TDZA TDZE TDZN TFAD TFDV TFMAT TFMP	676B10 610B10 630B10 634B10 632B10 636B10 102B10 107B10 211B10 106B10	48 21 48 48 48 62 62 96 62	
TFSB TLC TLCA TLCE TLCN TLN TLNA TLNA TLNE TLNN TLNU TLNU	103B10 641B10 645B10 643B10 647B10 300B10 304B10 603B10 607B10 605B10 661B10	62 48 48 48 14 14 48 48 21 48	- 601B10 605B10

TLOA TLOE TLON TLU TLZ TLZA TLZE TLZN TMOVE TMOVEM TNEG TPOLY	665B10 663B10 667B10 601B10 621B10 625B10 623B10 627B10 130B10 131B10 EOP 11 205B10	48 48 48 21 48 48 48 48 65 69 95			5315 6358 6338 6378 6378 0077	
TPOP TPUSH TRC	427B10 425B10 640B10	114 114				
TRCA TRCE TRCN TRN TRNA TRNE	644B10 642B10 646B10 300B10 304B10 602B10	48 48 48 14 14	600B10 604B10			
TRNN TRNU TRO TROA TROE	606B10 604B10 660B10 664B10 662B10	48 21 48 48				
TRON TRU TRZ TRZA TRZE	666B10 600B10 620B10 624B10 622B10	48 21 48 48				32 22 33 33 34 34 34
TRZN TSC TSCA TSCE TSCN TSETZ	626B10 651B10 655B10 653B10 657B10 EOP 2	48 48 48 48 48 68				A 600 A 600
TSETZ TSETZM TSKP TSKPA TSKPE TSKPG	XCT 14, 300B10 304B10 JRST 12, JRST 17,	68 67 67 67				173 2B3 2B3 2B3 2B3 2B3
TSKPGE TSKPL TSKPLE TSKPN TSN TSNA TSNE TSNN TSNN	335B10 331B10 JRST 13, JRST 16, 300B10 304B10 613B10 617B10 671B10	67 67 67 67 14 14 48 48 48	- - - 611B10 615B10			A0 022 072 073 092 092 092 093 093
TSOA TSOE TSON	675B10 673B10 677B10	48 48 48				SVG.

TSZ TSZA TSZE TSZN UDPB ULDB UMAP VADD VADD2 VADD3 VCAD VCAD2 VCAD3 VCMP VCMP2 VCMP3 VCMP VCMP2 VCMP3 VDCAD2 VDCAD3 VDCMP VDCMP2 VDCMP3 VDCMP3 VDCMP2 VDCMP3 VDFAD2 VDFAD3 VDFAD2 VDFAD3 VDFAD2 VDFAD3 VDFSB2 VDFSB3 VDFSB3 VDFSB3 VDFSB2 VDFSB3 VDFSB3 VDFSB2 VDFSB3 VDFSB2 VDFSB3 VDFSB3 VDFSB2 VDFSB3 VDFAD2 VFAD3 VFAD2 VFAD3 VFAD3 VFAD2 VFAD3 VFAD2 VFAD3 VFAD3 VFAD2 VFAD3 VFAD3 VFAD2 VFAD3 VFAD3 VFAD2 VFAD3 VFAD3 VFAD3 VFAD4	631B10 635B10 637B10 037B10 036B10 032B10 202B10+0 201B10+0 201B10+1 201B10+40 201B10+41 201B10+44 201B10+45 201B10+45 201B10+45 201B10+45 201B10+50 201B10+51 201B10+56 201B10+57 202B10+13 201B10+57 202B10+13 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+55 201B10+20 201B10+21 201B10+20 201B10+21 201B10+26 201B10+27 202B10+3 201B10+10 201B10+10 201B10+10 201B10+11 201B10+16 201B10+17 202B10+3	48 48 48 48 48 48 48 48 48 48 48 48 48 4	
VFAD2	201B10+10	91	<u>-</u>
VFAD3	201B10+11	91	
VFDV3	201B10+17	91	-
VFMP	202B10+3	94	
VFMP2	201B10+14	91	_
VFMP3	201B10+15	91	
VFSB2	201B10+12	91	_
VFSB3	201B10+13	91	
VMOVE	200B10	87	_
VMUL	202B10+1	94	

VMUL2	201B10+4	91		INDEX
VMUL3	201B10+5	91		
VSUB2	201B10+2	91	_	$oldsymbol{z}_{i}$
VSUB3	201B10+3	91	-	CI I
VTCAD	202B10+14	94	-	901
VTCAD2	201B10+60	91		TAUS
VTCAD3	201B10+61	91	. .	LMOD
VTCDV2	201B10+66	91	- 	15%
VTCDV3	201B10+67	91	. -	TALE
VTCMP	202B10+15	94		
VTCMP2	201B10+64	91	-	SE SE
VTCMP3	201B10+65	91		SV.
VTCSB2	201B10+62	91	-	~ ~ 55 0.75
VTCSB3	201B10+63	91		230
VTFAD	202B10+6	94	- - 1	OL
VTFAD2	201B10+30	91	-	
VTFAD3	201B10+31	91	. -	
VTFDV2	201B10+36	91	-	No. of the second
VTFDV3	201B10+37	91		: ESECT
VTFMP	202B10+7	94	_	(Le Regio
VTFMP2	201B10+34	91	-	A PERCI
VTFMP3	201B10+35	91	-	noiped a
VTFSB2	201B10+32	91	-	.
VTFSB3	201B10+33	91	. -	
XCT	256B10	47		i evisaeri
XDIS	XOP 3,	32	. -	ai.
XJSR	XOP 0,	32	. - 1	
XOP	031B10	18	. -	oW Josi
XOR	430B10			TAC
XORB	433B10			
XORI	640B10	14	431B10	i kanana
XORM	432B10			92712
XPCW	XOP 2,	32		ខណ្ឌ
XRET	XOP 1,	32		QV.

INDEX

.ESK .ESTNP .ESTOP .JBDAT .JBMOD .JBNBL .JBTNP .JBTOP .JBTRP .JBUNP .JBUOP .JBUUE .JBUUO .USK BCD CONCEAL Code PSECT Code Region Data PSECT Data Region Delta EPMP Effective Addr FLAGS GAP Indirect Word JOBDAT NSB POINT POINTR Traps	85 85 85 83 83 83 83 83 83 83 83 83 83
Traps	82
UPMP	84
Z	13